

# X1757/MLB

LAST\_MODIFICATION= Tue May 5 21:26:43 2020

PAGE	CSA	CONTENTS	SYNC	DATE
1	1	Table of Contents	eli	08/27/2019
2	2	BOM Configuration		06/06/2019
3	3	BOM Configuration		06/06/2019
4	4	PD Parts		06/06/2019
5	5	SOC: Support	ref_soc_h13g	05/04/2020
6	6	SOC: CIO, USB, RESETS, CLOCKS, SWD	ref_soc_h13g	05/04/2020
7	7	SOC: AP I/Os	ref_soc_h13g	05/04/2020
8	8	SOC: LPDP & MIPI	ref_soc_h13g	05/04/2020
9	9	SOC: PCIE	ref_soc_h13g	05/04/2020
10	10	SOC: AOP	ref_soc_h13g	05/04/2020
11	11	SOC: POWER (DDR,SRAM)	ref_soc_h13g	05/04/2020
12	12	SOC: POWER (IO)	ref_soc_h13g	05/04/2020
13	13	SOC: POWER (SOC, CPU, GPU)	ref_soc_h13g	05/04/2020
14	14	SOC: POWER (SRAM)	ref_soc_h13g	05/04/2020
15	15	SOC: POWER (Fixed, PLL's, Filtered)	ref_soc_h13g	05/04/2020
16	16	SOC: GND	ref_soc_h13g	05/04/2020
17	17	SOC: GND-2	ref_soc_h13g	05/04/2020
18	18	SOC: DESENSE CAPS	ref_soc_h13g	10/08/2019
19	19	SPI NOR	ref_soc_h13g	05/04/2020
20	21	SOC: Project Support		
21	50	Secure Element	ref_se_ceres	03/29/2020
22	51	BMU Connector, Btn Logic	tga_140	05/31/2019
23	52	PBUS SUPPLY & BATTERY CHARGER	ref_charger_suona	05/02/2020
24	53	BATTERY CHARGER SUPPORT	ref_charger_suona	05/02/2020
25	57	POWER: 3V8 AON (1/2)	ref_vr_iceman	04/20/2020
26	58	POWER: 3V8 AON (2/2)	ref_vr_iceman	04/20/2020
27	59	POWER: 3V8 AON SUPPORT	T585_REF_VR_ICEMAN_0.16	01/2019
28	77	PMU: SLAVE INPUT PWR & BUCKS	ref_pmu_sera_simetra	04/28/2020
29	78	PMU: SLAVE LDO	ref_pmu_sera_simetra	04/28/2020
30	79	PMU: SLAVE GPIO & GND	ref_pmu_sera_simetra	04/28/2020
31	80	PMU: Slave extra		
32	81	PMU: MASTER INPUT PWR & BUCKS	ref_pmu_sera_simetra	04/28/2020
33	82	PMU: MASTER BUCKS & GND	ref_pmu_sera_simetra	04/28/2020
34	83	PMU: MASTER LDO & GPIO	ref_pmu_sera_simetra	04/28/2020
35	84	PMU: Master extra		
36	121	Power: LDOs	tga_140	05/31/2019
37	122	POWER: 5V, 3V3 Support		
38	123	POWER: 5V S2	ref_vr_5v_1t8642s	04/20/2020
39	127	POWER: 3V3 S2	ref_vr_3v3_tps62135	01/02/2020
40	128	Power: Load Switches	tga_140	05/31/2019
41	130	I2C: SIO, DISP	eli	10/15/2019
42	131	I2C: ISP, AOP	T668	08/01/2019
43	132	I2C: SMC	T668	08/01/2019
44	135	SENSORS: POWER HIGH SIDE (1/2)	t668	08/27/2019
45	136	SENSORS: POWER HIGH SIDE (2/2)	t668	08/27/2019

LAST\_MODIFICATION= Tue May 5 21:26:43 2020


PAGE	CSA		SYNC	DATE
46	138	SENSORS: POWER LOW SIDE (1/2)	t668	08/27/2019
47	140	SENSORS: POWER SUPPORT	t668	08/27/2019
48	141	Sensors: Thermal		
49	144	SENSORS: MOTION	t668	09/27/2019
50	149	RIO Connector	tga_140	05/31/2019
51	150	USB-C: High Speed ATC0	ref_usbc_ace2	04/24/2020
52	151	USB-C: High Speed ATC1	ref_usbc_ace2	04/24/2020
53	152	USB-C: Support 1 ATC01	ref_usbc_ace2	04/24/2020
54	153	USB-C: Support 2 ATC01	ref_usbc_ace2	04/24/2020
55	154	USB-C: Port Controller ATC0	ref_usbc_ace2	04/24/2020
56	155	USB-C: Port Controller ATC1	ref_usbc_ace2	04/24/2020
57	156	USB-C: Connector(s)	ref_usbc_ace2	09/26/2019
58	157	USB-C: HS Level Shifters	ref_usbc_ace2	04/24/2020
59	159	USB-C: Project Specific		
60	200	WIFI/BT: MODULE	ref_wireless_rasputin	04/28/2020
61	201	WIFI/BT: ANTIENNA and GND	ref_wireless_rasputin	04/28/2020
62	220	STORAGE: SSD0 S5E <0>	ref_storage_s5e	05/02/2020
63	221	STORAGE: SSD0 S5E <1>	ref_storage_s5e	05/02/2020
64	224	STORAGE: NON OCARINA SUPPORT	ref_storage_non_ocarina	04/17/2020
65	230	STORAGE: SSD Support	T668	08/01/2019
66	231	SECDIS: MIPI MUX	ref_secdis_mipimax	10/07/2019
67	236	eDP Display Connector	tga_140	05/31/2019
68	237	DISPLAY POWER SEQUENCER	ref_panelpwr_bnj	05/02/2020
69	238	BEN: CONTROLLER	ref_blc_ben	11/20/2019
70	239	BEN: KEYBOARD	ref_blc_ben	11/20/2019
71	242	SECDIS: AMR	ref_secdis_amr	10/21/2019
72	243	SECDIS: FPGA	ref_secdis_sak	04/28/2020
73	244	Audio Level Shifters	ref_spkramp_tas5770	11/18/2019
74	246	AUDIO AMPLIFIERS (1/2)	ref_spkramp_tas5770	04/20/2020
75	248	Audio Connectors	tga_140	05/31/2019
76	253	Trackpad Support	ref_ipd_oregano	08/01/2019
77	254	IPD Combined Connector	card_ipd_oregano	08/01/2019
78	260	Power Aliases - 1	tga_140	05/31/2019
79	261	Power Aliases - 2	tga_140	05/31/2019
80	263	Signal Aliases 1		
81	264	Signal Aliases 2		
82	270	DEBUG	tga_140	05/31/2019
83	281	Desense		
84	500	17.2 RULES	eli	10/15/2019
85	501	17.2 PHYSICAL CSETS	eli	10/15/2019
86	502	17.2 SPACING CSETS, ISO	eli	10/15/2019
87	503	17.2 SPACING CSETS, CLASS-CLASS	eli	10/15/2019
88	601	BOM OPTION TABLES	t668	11/01/2019
89	602	BOM GROUPS	t668	11/01/2019
90	610	BOM Alternates		

BOM\_MASTER-ref\_soc\_h13g

BOM\_DATE=05/04/2020

PAGE TITLE

Table of Contents

 Apple Inc.

DRAWING NUMBER

051-05392

SIZE

D

REVISION

4.0.0

NOTICE OF PROPRIETARY PROPERTY:

BRANCH

evt-1

THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE

1 OF 801

SHEET

1 OF 92

## A Module Parts

### TBT Burnside Bridge

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338800561	2	IC,TBT,BBR,BL#07,PRQ,A1,BQAL05	UF000,UF100	CRITICAL	TBT_BB:PRQA1

### Ace2

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353802158	2	IC,C35217,ACE2,B2,C35B PWR SW W/02,BQAL13	UF400,UF500	CRITICAL	ACE2:B2_BGA

### eUSB Level Shifter

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
998-20641	2	IC,FAN607,C35224,B0,OTP-6,C3P25	UF700,UF750	CRITICAL	EUSB_LS:B0_OTP6
338800628	2	IC,FAN607,C35224B,B0,LSBL,OTP-6,C3P25	UF700,UF750	CRITICAL	EUSB_LS:B0_LSBL_OTP6

### Secure Element

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
998-19915	1	IC,BQ211V,B1,C35B3,DEV_V7,SN#V7,MLC35B1	U5000	CRITICAL	SE:DEV_SW_V7
998-21255	1	IC,BQ211V,B1,C35B3,DEV,SN#H3,MLC35B1	U5000	CRITICAL	SE:DEV_SW_H3
338800630	1	IC,BQ211V,B1,C35B3,PROD,VER#H3,MLC35B1	U5000	CRITICAL	SE:PROD_SW_MU


## B Programmable Parts

### TBT ROM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION	
335800133	1	IC,EPI SERIAL FLASH,8MBITS,3.0V,U30N8	UF260	CRITICAL	TBT_ROM:BLANK	
		PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
		335800232	335800133	TBT_ROM:BLANK	UF260	rdar://problem/50598337
341S01617	1	ROM,TBT/ACE (V31.5) PROTO-1,X1757	UF260	CRITICAL	TBT_ROM:PP0	
341S01676	1	ROM,TBT/ACE (V2.45.0.7) PROTO-1,X1757	UF260	CRITICAL	TBT_ROM:PP1	

### SOC ROM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION	
998-20613	1	IC,EPI SERIAL FLASH,64MBIT,1.8V,30308	U1970	CRITICAL	SOC_ROM:BLANK_ORIG	
335800494	1	IC,EPI SERIAL FLASH,64MBIT,1.8V,433,0208	U1970	CRITICAL	SOC_ROM:BLANK	
		PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
		335800500	335800494	SOC_ROM:BLANK	U1970	rdar://problem/59964804

BOM Configuration	
 Apple Inc.	DRAWING NUMBER 051-05392
	REVISION 4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH evt-1
	PAGE 2 OF 801
SHEET 2 OF 92	

## A BOM Groups

BOM GROUP	BOM OPTIONS
MLB_COMMON	SCHM,PCBF,ALTERNATE,COMMON,CMN_IC,MLB_PROGPARTS,MLB_USBC,MLB_POWER,MLB_WIRELESS,MLB_MECH,MLB_MISC,MLB_BLC,EVT,SECDIS_EXT_CLK,DMIC_CLK_100MH
MLB_USBC	TBT_BB:PRQA1,ACE2:B2_BGA,UPC_ATCRIMR_INT,UPC_EUSBLS_INT,EUSB_LS:B0_LSB1_OTP6
MLB_PROGPARTS	WFBT_ROM:BLANK,SOC_ROM:BLANK,TBT_ROM:PP1,SE:PROD_SW_MU
MLB_POWER	PBUS_3S,MPMU_IC:B0,SPMU_IC:A1,P3V8AON_IC:A1_R0B0
MLB_WIRELESS	WLBT:ES6_3_M
MLB_MECH	SHLD_CAN_BSB:EVT,SHLD_CAN_ICE:EVT
MLB_MISC	BOARD_ID,SYSDET:FET,BOOT_CONFIG2,LOADISNS
MLB_DEV	DEVELOPMENT,WLBT_DBG,USBC_DBG
MLB_BLC	BLC_BEN_IC:V7,BLC_LEDS_PER_STRING:16,BLC_5V_CAP:4P7_UF,BLC_5V_SERIES:10_OHM,BLC_KBD_BOOST_USED:YES

## B Build Specific Groups

BOM GROUP	BOM OPTIONS
BOARD_ID	BOARDID1,BOARDID2
PROTO0	BOARD_REV3,BOARD_REV2,BOARD_REV1,BOARD_REV0
PROTO1	BOARD_REV3,BOARD_REV2,BOARD_REV1
EVT	BOARD_REV3,BOARD_REV2,BOARD_REV0

Pull-ups: 0x0000110

Pull-downs: 0x0000

Pull-downs: 0x0001

Pull-downs: 0x0002

## C DC/DC BOM Groups

BOM GROUP	BOM OPTIONS
DCDC_COMMON	SCHM,PCBF,COMMON,DCDC_USBC,MLB_POWER,MLB_MECH,MLB_MISC,MLB_BLC,EVT
DCDC_USBC	UPC_ATCRIMR_INT,UPC_EUSBLS_INT

## D Reference Design Pack Options

PACK_OPTIONS TO INCLUDE IN NETLIST
USBC_SPI_UPC0
USBC_DEBUG_UPC0
USBC01_VR5V_LOCAL_NO
USBC_LAPTOP
NO_DFR
FTCRM
HAS_LID


PACK_OPTIONS TO INCLUDE IN NETLIST
5V_S2_PBUS-D12
3V3_S2_PBUS-D2
3V8_AON_PBUS-B12
3V8_AON_I2C-DEV
NO_AMR_INTERPOSER_LEFT
NO_AMR_INTERPOSER_RIGHT
PKGS:SMALL_PITCH
ACE2_SS_CAP

PACK_OPTIONS TO INCLUDE IN NETLIST
PROD_SECDIS
JTAG_SECDIS:NO
PROTO_PULLDOWN_SECDIS
80UM_STEN
INTERNAL_DISPLAY
CHGR_40W


PACK_OPTIONS TO INCLUDE IN NETLIST
SUNWAY
WLBT_DBG_CONN
SPKRAMP_A
PORTABLE
SMALL_NOR
SPKRAMP_LVL_SON

PACK_OPTIONS TO INCLUDE IN NETLIST
CHGR_TP
CHGR_TP_BOT
3V8_EXT_DIODE


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
685-00339	1	COMMON PARTS,MLB,X1757	CBOM	CRITICAL	CMN_PARTS_BOM
685-00377	1	PARTS_SSDNAND1,MLB,X1757	PIBOM	CRITICAL	PARTS_SSDNAND1
985-01176	1	DEV PARTS,MLB,X1757	DEV1	CRITICAL	DEV_PARTS_BOM
051-05392	1	SCHM,MLB,X1757	SCHM	CRITICAL	SCHM
820-02016	1	PCBF,MLB,X1757	PCBF	CRITICAL	PCBF

BOM Configuration		
 Apple Inc.	DRAWING NUMBER	051-05392
	REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	evt-1
	PAGE	3 OF 801
	SHEET	3 OF 92


A Mounting Holes



B Heatsink Mounting Holes




C Antenna Cowling Bosses



D Burnside Bridge Shield Can

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-19070	1	SHIELD CAN,BURNSIDE BRIDGE,X1419	SHLD1	CRITICAL	SHLD_CAN_BSB
806-26240	1	SHIELD CAN,BURNSIDE BRIDGE,X1739	SHLD1	CRITICAL	SHLD_CAN_BSB:EVT

Plated slots for shield can



E Sled, Thermal Module

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-25230	2	SLED,SOLDER,X1757	SLD1,SLD2	CRITICAL	

F Inductor Shield Fence

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-27192	1	SHIELD FENCE,ICEMAN,INDUCTORS,X1739	SHLD2	CRITICAL	SHLD_CAN_ICE
806-27475	1	SHIELD,FENCE,INDUCTORS,X1739	SHLD2	CRITICAL	SHLD_CAN_ICE:EVT

Plated slots for shield can



DRAWING NUMBER

051-05392

SIZE

D

PAGE TITLE

PD Parts

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II. NOT TO REPRODUCE OR COPY IT  
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV. ALL RIGHTS RESERVED

REVISION

4.0.0

BRANCH

evt-1

PAGE

4 OF 801

SHEET

4 OF 92

DRAWING NUMBER

051-05392

SIZE

D

PAGE TITLE

PD Parts

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II. NOT TO REPRODUCE OR COPY IT  
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV. ALL RIGHTS RESERVED

REVISION

4.0.0

BRANCH

evt-1

PAGE

4 OF 801


SHEET

4 OF 92




\*\*OK2INTEGRATE\*\*

## BOOT CONFIG ID




## BOARD ID




## BOARD REVISION

NOTE: STUFFING RESISTOR MEANS 0




## SEP EEPROM (128-Kbit)


(Write: 0xA2, Read 0xA3)  
APN:335S00455



PIN DELAY MAPPING FILE	
REFERENCE ORIGINATOR	PP1V8 AWAKE IO FILE NAME
U0600	TGA_PINDELAY_2020_03_26.csv

SOC: Support	
 Apple Inc.	DRAWING NUMBER 051-05392
	REVISION 4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE VENDOR AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2. NOT TO REPRODUCE OR COPY IT 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4. ALL RIGHTS RESERVED	BRANCH evt-1
	PAGE 5 OF 801
	SHEET 5 OF 92

OMIT\_TABLE




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0590	197S0591		Y0600	EPSON, 24MHZ.XTA
197S0588	197S0591		Y0600	TXC, 24MHZ, XTAL

BOM\_COST\_GROUP=SOC




all signals are 1.2 unless otherwise specified.  
all signals on this page reference PP1V2\_AWAKE\_GRP if they are 1.2V  
if they are 1.8V they reference PP1V8\_AWAKE\_GRP



UPC\_FORCE\_PWR will likely be removed in the future

TOUCHID\_PWR\_EN gets pulled up to S2 on TOUCHID page  
This is OK because the GPIO is failsafe


PD needed on DFR PAGE




Use UART2 if your wireless module is 1.2V IO

1.8V IO

R2D is for desktop only



## SOC: LPDP & MIPI






\*\*OK2INTEGRATE\*\*





## SOC: PCIE

PER PCISIG SPEC, AC COUPLING CAPS SHOULD BE BETWEEN  
75 NF AND 265 NF FOR GEN1/2 AND BETWEEN  
176 NF AND 265 NF FOR GEN 3/4

R0970 IS NEEDED DUE TO RDAR://53793006



TO BE CHECKED WITH SEG- DO NOT MATCH WITH SILVAL  
IS THE PULL-UP VOLTAGE CORRECT?




BOM\_COST\_GROUP=SOC

SOC: PCIE			
	DRAWING NUMBER	051-05392	SIZ
	REVISION	4.0.0	
	BRANCH	evt-1	
	PAGE	9 OF 801	
NOTICE OF PROPRIETARY PROPERTY:		SHEET	9 OF 92
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED			

\*\*OK2INTEGRATE\*\*

AOP, NUB, and SMC GPIO's are referenced to PP1V25\_S2\_AOP

## SOC: AOP




DOC\_ATTENTION should be a TP for non dev programs,

SOC\_SW\_DBG SHOULD GO TO A LED IF POSSIBLE. NEEDS A TEST POINT AT MINIMUM


FIXTURE\_MODE\_L should be aliased to a TP for non dev programs, The TP is required

BOM\_COST\_GROUP=SOC

PAGE TITLE		
SOC: AOP		
 Apple Inc.	DRAWING NUMBER	051-05392
	REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2. NOT TO REPRODUCE OR COPY IT 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4. ALL RIGHTS RESERVED	BRANCH	evt-1
	PAGE	10 OF 801
		SHEET
		10 OF 92




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00139	138S00138		ALL	4.7UF 20% 4V 0201
138S00164	138S00138		ALL	4.7UF 20% 4V 0201







\*\*OK2INTEGRATE\*\*

## SOC: POWER (IO)



BOM\_COST\_GROUP=SOC

SOC: POWER (IO)		
 Apple Inc.	DRAWING NUMBER	051-05392
	REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2. NOT TO REPRODUCE OR COPY IT 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4. ALL RIGHTS RESERVED	BRANCH	evt-1
	PAGE	12 OF 801
	SHEET	12 OF 92




BOM\_COST\_GROUP=SOC

BOM\_COST\_GROUP=SOC

PAGE TITLE

SOC: POWER (SOC, CPU, GPU)

 Apple Inc.

DRAWING NUMBER

051-05392

S12R

REVISION

4.0.0

BRANCH

evt-1

PAGE


13 OF 801

SHEET

13 OF 92

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
1. NOT TO REPRODUCE OR COPY IT  
1.1. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
1.1.1. ALL RIGHTS RESERVED

SOC: POWER (SRAM, SOC)






\*\*OK2INTEGRATE\*\*


PP0V805\_S1\_VDD\_FIXED

LPDP\_RX Power may be grounded,

Wait until Dev Bringup is complete before grounding it.  
Until then connect it to PP1V2\_AWAKE



U0600  
TMLR68A0-B09  
BGA  
SYM 13 OF 23




LPDP\_RX Power may be grounded,  
Wait until Dev Bringup is complete before grounding it.  
Until then connect it to PP1V2\_AWAKE

PAGE TITLE		
SOC: POWER (Fixed, PLL's, Filtered)		
	DRAWING NUMBER	051-05392
	REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2. NOT TO REPRODUCE OR COPY IT 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART BY ANY RIGHTS RESERVED	BRANCH	evt-1
	PAGE	15 OF 801
	SHEET	15 OF 92

\*\*OK2INTEGRATE\*\*

SOC: GND (1)




BOM\_COST\_GROUP=SOC

PAGE TITLE		DRAWING NUMBER		051-05392	051-05392
PAGE TITLE		REVISION		4.0.0	D
PAGE TITLE		BRANCH		evt-1	
PAGE TITLE		PAGE		16 OF 801	
PAGE TITLE		SHEET		16 OF 92	



\*\*OK2INTEGRATE\*\*

SOC: GND (2)



ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE

ENCLOSURE














ENCLOSURE

ENCLOSURE


ENCLOSURE

ENCLOSURE







BOM\_COST\_GROUP=DESENSE


SYNC_MASTER=ref_soc_h13g		SYNC_DATE=10/08/2019	
PAGE TITLE			
SOC: DESENSE CAPS			
 Apple Inc.	DRAWING NUMBER	051-05392	SIZE D
	REVISION	4.0.0	
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED	BRANCH	evt-1	
	PAGE	18 OF 801	
	SHEET	18 OF 92	

\*\*OK2INTEGRATE\*\*

# SPI NOR (1.8V 64 M-BIT)




BOM\_COST\_GROUP=SOC


SYNCLMASTER=ref_soc_h13g		SYNCLDATE=05/04/2020	
PAGE TITLE			
SPI NOR			
 Apple Inc.	DRAWING NUMBER		SIZED
	051-05392		D
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	evt-1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	19 OF 801
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	19 OF 92
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I ALL RIGHTS RESERVED			

## A Series Terminations


### TCON SPI Interface




### Speaker Amp TDM Interface




### Trackpad SPI Interface




### Master PMU SPI Interface




### Slave PMU SPI Interface




### SPMI Interface




### AOP Gyro SPI Interface





## B BOOT Config Aliases




## C SSD S5E Data/Clock Aliases



## D Test Points



## E Pull Down Resistors




DRAWING NUMBER		051-05392	SIZE	D
REVISION		4.0.0		
BRANCH		evt-1		
PAGE		20 OF 801		
SHEET		20 OF 92		



Timing Requirements:  
- VBAT supply ramp time: 20ms

# Ceres - Secure Element

\*\*\* OK2INTEGRATE \*\*\*



<rdar://problem/52067756> [SN200V] Wired Mode SE Only Reference Design Material  
<rdar://problem/45108950> Mac - Venus Reference guide and De-coupling requirements

BOM\_COST\_GROUP=SECURE ELEMENT

## Secure Element

Apple Inc.

DRAWING NUMBER

051-05392

REVISION

4.0.0

BRANCH

evt-1

PAGE


50 OF 801

SHEET

21 OF 92

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
1.1 NOT TO REPRODUCE OR COPY IT  
1.1.1 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
1.1.1.1 ALL RIGHTS RESERVED








\*\*\* OK2INTEGRATE \*\*\*

## CHGR I2C Level Translation

SMBUS\_CHGR\_1V8\_[SCL/SDA]: Level translation circuit to be placed in project specific I2C page.


## CHGR\_INT\_L Level Translation

Stuff R5320 in case, glitch during power sequencing is a concern.




## CHGR\_AUX\_OK Pull Up

Pull up to MPMU LDO3, or rely on MPMU internal pull up.  
OK, to completely remove pull up, but consult PMU architecture and check OTP before that.



## Delay for 3.8V VR Enable

RDAR://59315467  
R5340 and C5340 might need tweaking after charz.




BOM\_COST\_GROUP=BATTERY


### BATTERY CHARGER SUPPORT

	DRAWING NUMBER	051-05392	SIZE	D
	REVISION	4.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED	BRANCH	evt-1		
	PAGE	53 OF 801		
	SHEET	24 OF 92		

3V8 AON CONTROLLER




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S02326	1	IC,RAA225501,3-PH VOLT REG,TQFN92	U5700	CRITICAL	P3V8AON_IC:A0
353S02472	1	IC,RAA225501B,IC,BOM1,AL,OTP-ROBO,QFN92	U5700	CRITICAL	P3V8AON_IC:AL_ROBO

SYNC_MASTER=ref_vr_iceman			BOMC-2018-05-02/2020		
PAGE TITLE					
POWER: 3V8 AON (1/2)					
 Apple Inc.			DRAWING NUMBER		SIZE
			051-05392		D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11. NOT TO REPRODUCE OR COPY IT 111. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1V ALL RIGHTS RESERVED			REVISION		
			4.0.0		
			BRANCH		
			evt-1		
			PAGE		
			57 OF 801		
			SHEET		
			25 OF 92		

BOM\_COST\_GROUP=PLATFORM POWER











## SLAVE PMU BUCKS



BOM\_COST\_GROUP=PLATFORM POWER


PAGE TITLE		SYNOPSIS DATE=10/11/2019	
PMU: SLAVE INPUT PWR & BUCKS			
 Apple Inc.	DRAWING NUMBER	051-05392	SIZE D
	REVISION	4.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	evt-1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	77 OF 801
		SHEET	28 OF 92



## SLAVE PMU LDO


## LDO INPUTS


## LDO OUTPUTS











## SLAVE PMU GND,ADC,& GPIO




PMU_050707-REV_001_001_001.dwg PAGE TITLE		SYNC_DATE=10/11/2019	
PMU: SLAVE GPIO & GND		DRAWING NUMBER 051-05392	SIZE D
 Apple Inc.		REVISION 4.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH evt-1  PAGE 79 OF 801  SHEET 30 OF 92	



29 NC SPMU VLD06	==	NC SPMU VLD06	==	MAKE_BASE=TRUE	NO_TEST=1
29 CAP PPSPMU VLD09	==	CAP PPSPMU VLD09	==	MAKE_BASE=TRUE	
29 NC SPMU VLD015	==	NC SPMU VLD015	==	MAKE_BASE=TRUE	NO_TEST=1
29 NC SPMU VLD017	==	NC SPMU VLD017	==	MAKE_BASE=TRUE	NO_TEST=1
29 NC SPMU VLD018	==	NC SPMU VLD018	==	MAKE_BASE=TRUE	NO_TEST=1
29 NC SPMU EXT32K IN	==	NC SPMU EXT32K IN	==	MAKE_BASE=TRUE	NO_TEST=1
30 NC SPMU GPIO1	==	NC SPMU GPIO1	==	MAKE_BASE=TRUE	NO_TEST=1
30 NC SPMU GPIO2	==	NC SPMU GPIO2	==	MAKE_BASE=TRUE	NO_TEST=1
30 NC SPMU GPIO4	==	NC SPMU GPIO4	==	MAKE_BASE=TRUE	NO_TEST=1
30 NC SPMU GPIO5	==	NC SPMU GPIO5	==	MAKE_BASE=TRUE	NO_TEST=1
30 NC SPMU GPIO6	==	NC SPMU GPIO6	==	MAKE_BASE=TRUE	NO_TEST=1
30 NC SPMU GPIO7	==	NC SPMU GPIO7	==	MAKE_BASE=TRUE	NO_TEST=1
30 NC SPMU GPIO8	==	NC SPMU GPIO8	==	MAKE_BASE=TRUE	NO_TEST=1
30 NC SPMU GPIO9	==	NC SPMU GPIO9	==	MAKE_BASE=TRUE	NO_TEST=1
30 NC SPMU GPIO10	==	NC SPMU GPIO10	==	MAKE_BASE=TRUE	NO_TEST=1
30 NC SPMU GPIO11	==	NC SPMU GPIO11	==	MAKE_BASE=TRUE	NO_TEST=1
30 NC SPMU GPIO12	==	NC SPMU GPIO12	==	MAKE_BASE=TRUE	NO_TEST=1
30 NC SPMU GPIO13	==	NC SPMU GPIO13	==	MAKE_BASE=TRUE	NO_TEST=1
30 NC SPMU GPIO14	==	NC SPMU GPIO14	==	MAKE_BASE=TRUE	NO_TEST=1
30 NC SPMU GPIO15	==	NC SPMU GPIO15	==	MAKE_BASE=TRUE	NO_TEST=1
30 NC SPMU GPIO16	==	NC SPMU GPIO16	==	MAKE_BASE=TRUE	NO_TEST=1



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
138a00336	5	CAP,CER,10UF,10V,16V,X6S,MR,0402	C5151,C8022,C8025,C8028,C8031		

PAGE TITLE				SYNC_DATE=10/11/2019	
PMU: Slave extra				DRAWING NUMBER	SIZE
 Apple Inc.				051-05392	D
				REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED				BRANCH	
				PAGE	80 OF 801
				SHEET	31 OF 92


BOM\_COST\_GROUP=PLATFORM POWER









MASTER PMU BUCKS & GND



PAGE TITLE			
PMU: MASTER BUCKS & GND			
 Apple Inc.	DRAWING NUMBER	051-05392	SIG D
	REVISION	4.0.0	
	BRANCH	evt-1	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2. NOT TO REPRODUCE OR COPY IT 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4. ALL RIGHTS RESERVED	PAGE	82 OF 801	
	SHEET	33 OF 92	




## MASTER PMU LDO, ADC, & GPIO







## A BUCK 14 Filter




## B PMU Main BUCK Decoupling




## C PPVDD\_PMU\_LDO\_PREREG Aliases




## D PPVDD\_SOC\_S1 Decoupling




## E PMU Control Flag Pull-Ups




## F PMU Input Protection




## G PMU Test Points





## H PMU GND Aliases




## I PMU\_RESET\_1V8 Generation



## J PMU NC Aliases



## K PMU Signal Aliases




BOM\_COST\_GROUP=PLATFORM POWER


PAGE TITLE		PMU: Master extra	
DRAWING NUMBER		051-05392	SIZE
REVISION		4.0.0	D
BRANCH		evt-1	
PAGE		84 OF 801	
SHEET		35 OF 92	

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
2. NOT TO REPRODUCE OR COPY IT  
3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
4. ALL RIGHTS RESERVED





BOM\_COST\_GROUP=PLATFORM POWER

SYNC_MASTER=tga_140		SYNC_DATE=05/31/2019	
PAGE TITLE			
Power: LDOs			
 Apple Inc.	DRAWING NUMBER	051-05392	SIZE
	REVISION	4.0.0	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
	BRANCH	evt-1	
	PAGE	121 OF 801	
	SHEET	36 OF 92	



**\* OK2INTEGRATE \***

## 5V\_S2 Voltage Regulator


## SET ONE OPTION FOR PBUS CAPS

PACK OPTION=5V S2 PBUS-B12


PACK\_OPTION=5V\_S2\_PBUS-D2

PACK\_OPTION=5V\_S2\_PBUS-D12

START UP TIME < 15 MS



V<sub>out</sub>=5.15V  
EDC=6.6A  
F=1.5MHz

SYNCHMATTER=ref_vr_sv_18642u		SYNCH_DATE=05/31/2019	
PAGE TITLE			
POWER: 5V S2			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-05392	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE PROPRIETOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION	
		4.0.0	
		BRANCH	
			evt-1
		PAGE	123 OF 801
		SHEET	
			38 OF 92




\* OK2INTEGRATE \*

3V3\_S2 VR

SET ONE OPTION FOR PBUS CAPS


- PACK\_OPTION=3V3\_S2\_PBUS-B12
- PACK\_OPTION=3V3\_S2\_PBUS-D2
- PACK\_OPTION=3V3\_S2\_PBUS-D12
- PACK\_OPTION=3V3\_S2\_PBUS-25V\_D2

START UP TIME <5 MS




DRAWING NUMBER		051-05392	SIZE	D
REVISION		4.0.0		
BRANCH		evt-1		
PAGE		127 OF 801		
SHEET		39 OF 92		

## A PP3V3\_S2SW\_IPD Load Switch & e-Fuse




RC Delay: 25.5 ms  
Current Limit: 490mA  
 $RLIM = 2000 / (490mA - 0.04) = 4.44k$  (4.42k)  
/FLT Open Drain  
Host-Controlled (EN = MPMU GPIO6, 1.8V LVC MOS (PP1V8\_AON))  
\$X1757GHUB/mlb/sim/ltspice/ocp\_rc\_filters/ocp\_filters.asc

## B PP5V\_S2SW\_IPD Load Switch & e-Fuse




RC Delay: 4.7 ms  
Current Limit:  $1.35A = 1.25A$  (KBDBKLT) + 100mA (IPD)  
 $RLIM = 2000 / (1.35A - 0.04) = 1.5267k$  (1.5k)  
/FLT Open Drain  
Host-Controlled (EN = MPMU GPIO6, 1.8V LVC MOS (PP1V8\_AON))  
\$X1757GHUB/mlb/sim/ltspice/ocp\_rc\_filters/ocp\_filters.asc

## C PPBUS\_AONSW\_IPD Load Switch & e-Fuse




Current Limit: 3A  
 $RLIM = 2000 / (3A - 0.04) = 676$  (665)  
/FLT Open Drain  
Self-Controlled (EN = 3.13V to 5.93V)


## D IPD OCP Fault




## E PP3V3\_S2SW\_SNS Load Switch




## F PP1V8\_S2SW\_VDD1 Load Switch




## G IPD\_PWR\_EN Gating Logic



PAGE TITLE			
Power: Load Switches			
 Apple Inc.	DRAWING NUMBER	051-05392	SIZE
	REVISION	4.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	evt-1	
	PAGE	128 OF 801	
	SHEET	40 OF 92	


SIO I2C0

DEVICE	DEV	WR	RD
ACE 0	0x38	0x70	0x71
ACE 1	0x3F	0x7E	0x7F




SIO I2C1

DEVICE	DEV	WR	RD
SPKRAMP L	0x31	0x62	0x63



SIO I2C2


DEVICE	DEV	WR	RD
--------	-----	----	----



UNUSED


SIO I2C3

DEVICE	DEV	WR	RD
SPKRAMP R	0x34	0x68	0x69
CODEC	0x48	0x90	0x91



SIO I2C4


DEVICE	DEV	WR	RD
--------	-----	----	----



UNUSED

DISP I2C

DEVICE	DEV	WR	RD
LP8549	0x2C	0x58	0x59



BOM\_COST\_GROUP=SMC

DRAWING NUMBER		051-05392	SIZE	D
REVISION		4.0.0		
BRANCH		evt-1		
PAGE		130 OF 801		
SHEET		41 OF 92		

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
1.1 NOT TO REPRODUCE OR COPY IT  
1.1.1 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
1.1.1.1 ALL RIGHTS RESERVED



ISP I2C0

DEVICE DEV WR RD

UNUSED


ISP I2C1

DEVICE DEV WR RD

UNUSED

ISP I2C2

DEVICE DEV WR RD  
CAMERA 0x10 0x20 0x21  
IMAGE SENSOR 0x36 0x6C 0x6D




ISP I2C3

DEVICE DEV WR RD

UNUSED


AOP I2C0

DEVICE DEV WR RD  
ALS 0x29 0x52 0x53




AOP I2C1

DEVICE DEV WR RD




UNUSED

SYNCHMASTER#T668		SYNCHDATE#05/31/2019	
PAGE TITLE			
I2C: ISP, AOP			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-05392	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  II. NOT TO REPRODUCE OR COPY IT  III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  IV. ALL RIGHTS RESERVED		REVISION	4.0.0
		BRANCH	evt-1
		PAGE	131 OF 801
		SHEET	42 OF 92


SMC I2C0

DEVICE DEV WR RD  
CHARGER 0x00 0x12 0x13  
BMU 0x0B 0x16 0x17




SMC I2C1

DEVICE DEV WR RD  
ACE 0 0x38 0x70 0x71  
ACE 1 0x3F 0x7E 0x7F



SMC I2C2


DEVICE DEV WR RD  
TBD 0x- 0x- 0x-



UNUSED


SMC I2C3

DEVICE DEV WR RD  
PALMTEMP 0x4C 0x98 0x99



SMC I2C4

DEVICE DEV WR RD  
TBD 0x- 0x- 0x-




UNUSED

BOM\_COST\_GROUP=SMC


PAGE TITLE		I2C: SMC	
DRAWING NUMBER		051-05392	SIZE D
REVISION		4.0.0	
BRANCH		evt-1	
PAGE		132 OF 801	
SHEET		43 OF 92	




## A 5V S2 VR High Side Current Sensor (IO5R)



## B 3V3 S2 VR High Side Current Sensor (IO3R)




## C PPBUS Voltage Sensor (VP0R)




\$X1757GHUB/mlb/sim/ltspice/vp0r\_sense/vp0r\_pbus\_vsense\_pulse\_diodesinc.asc  
\$X1757GHUB/mlb/sim/ltspice/vp0r\_sense/vp0r\_pbus\_vsense\_pulse\_onsemi.asc


## D DCIN Voltage Sensor (VD0R)




## E DCIN Current Sensor (ID0R)




## F BMON Current Sensor (IPBR)




SYNCL_MASTER=T668		SYNCL_DATE=05/31/2019	
PAGE TITLE			
SENSORS: POWER HIGH SIDE (1/2)			
 Apple Inc.	DRAWING NUMBER	051-05392	SIZE
	REVISION	4.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	evt-1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	135 OF 801
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	44 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

## Ⓐ LCD Backlight High Side Current Sensor (IBLR)


GAIN: 100X, EDP: 0.6 A  
 RSENSE: 0.025 (RP800) OR SHORT  
 VSENSE: 15 mV, RANGE: 0.6 A  
 SPMU AMUX\_A<0>



SINC_MASTER#T668	SINC_DATE#05/31/2019	
PAGE TITLE		
SENSORS: POWER HIGH SIDE (2/2)		
 Apple Inc.	DRAWING NUMBER	SIZE
	051-05392	D
	REVISION	
	4.0.0	
NOTICE OF PROPRIETARY PROPERTY:	BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	evt-1	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE	
II NOT TO REPRODUCE OR COPY IT	136 OF 801	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	SHEET	
IV ALL RIGHTS RESERVED	45 OF 92	


## A WLAN BT 3V3 S2 Current Sensor (IW3C)

GAIN: 100X, EDP: 1.5 A  
RSENSE: 0.01 (RD810) OR SHORT  
VSENSE: 15 mV, RANGE: 1.5 A  
SPMU AMUX\_B<2>




## B Left Speaker Amplifier Current Sensor (lxxx)

GAIN: 100X, EDP: 2.6 A  
RSENSE: 0.005 (RD820) OR SHORT  
VSENSE: 13 mV, RANGE: 3.3 A



## C Keyboard LED 5V Current Sensor (IKBC)

GAIN: 100X, EDP: 0.24 A  
RSENSE: 0.05 (RD880) OR SHORT  
VSENSE: 12 mV, RANGE: 0.33 A  
SPMU AMUX\_A<1>




PAGE TITLE		PAGE TITLE	
SENSORS: POWER LOW SIDE (1/2)		SENSORS: POWER LOW SIDE (1/2)	
DRAWING NUMBER		DRAWING NUMBER	
051-05392		051-05392	
REVISION		REVISION	
4.0.0		4.0.0	
BRANCH		BRANCH	
evt-1		evt-1	
PAGE		PAGE	
138 OF 801		138 OF 801	
SHEET		SHEET	
46 OF 92		46 OF 92	




## A ADC Input Aliases



### MASTER PMU AMUX ALIAS



### SLAVE PMU AMUX ALIAS




## B SOC Sense Lines




## C I/V Sensor Ground Reference Aliases

### Master PMU ADC Ground Alias



### Slave PMU ADC Ground Alias




SENSORS: POWER SUPPORT

PAGE TITLE			DRAWING NUMBER			REVISION			BRANCH			PAGE			SHEET		
Apple Inc.			051-05392			4.0.0			evt-1			140 OF 801			47 OF 92		
NOTICE OF PROPRIETARY PROPERTY:			THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			II NOT TO REPRODUCE OR COPY IT			III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			IV ALL RIGHTS RESERVED		


## A Master PMU TDEV1 (Txxx)

Location: 3.8V AON VR




## B Master PMU TDEV2 (Txxx)

Location: SoC back side ?




## C Master PMU TDEV3 (TIOP)

Location: Thunderbolt Proximity




## D Master PMU TDEV4 (TWOP)

Location: Wireless Proximity




## E Master/Slave PMU VSS Connection




## F Master PMU TDEV5 (TPMP)

Location: Master PMU Proximity




## G Master PMU TDEV6 (Txxx)

Location: NAND, TBD




## H Master PMU TDEV7 (TCHP)

Location: Charger Proximity




## I Master PMU TDEV8 (TMVR)

Location: Main VR (PP3V8\_AON\_VDDMAIN)




## J Slave PMU TDEV1 (Txxx)

Location: TBD




## K Slave PMU TDEV2 (TH0T)

Location: NAND Proximity




## L Slave PMU TDEV3 (Txxx)

Location: TBD




## M Slave PMU TDEV4 (TSCD)

Location: SOC Proximity



## N Slave PMU TDEV5 (TPSP)

Location: Slave PMU Proximity




PAGE TITLE		SENSORS: Thermal	
DRAWING NUMBER		051-05392	SIZE D
REVISION		4.0.0	
BRANCH		evt-1	
PAGE		141 OF 801	
SHEET		47 OF 92	



OPEN ITEMS:


FERRITE IS PLACEHOLDER ONLY  
J417 USES 1555S0686 (01005)  
MUST FIND PROPER PART, IF ONE IS NEEDED AT ALL  
WHAT DOES SM SCAN MODE PIN DO AND WHY IS IT GROUNDED ON J417?

KOBOL: ACCEL & GYRO




PAGE TITLE		SENSORS: MOTION	
DRAWING NUMBER		051-05392	SIZE D
REVISION		4.0.0	
BRANCH		evt-1	
PAGE		144 OF 801	
SHEET		49 OF 92	


RIO Board Connector



B TOUCHID Power Enable Pull-Up

















C RIO Control Capacitors






```
** OK2INTEGRATE **
```

## USBC HIGH-SPEED AC COUPLING



Caps and connector must be aliased to BBR signals.  
Lanes 1 and 2 can be swapped, both pairs, both sides; all or nothing.  
Inputs can be polarity inverted independently per pair.  
All swaps and inversions must be communicated to TBT Firmware team










BOM COST GROUP=TBT

DOCX_METADATA=usb_atco_and		SYNC_DATE=05/31/2019	
PAGE TITLE			
USB-C: High Speed ATCO			
 Apple Inc.	DRAWING NUMBER		D
	051-05392		SIZE
	REVISION		
	4.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED		evt-1	
	PAGE		150 OF 801
	SHEET		51 OF 92




```
** OK2INTEGRATE **
```

## USBC HIGH-SPEED AC COUPLING




### 3.3V LDO




Caps and connector must be aliased to BBR signals.  
Lanes 1 and 2 can be swapped, both pairs, both sides; all or nothing.  
Inputs can be polarity inverted independently per pair.  
All swaps and inversions must be communicated to TBT Firmware team



BOM COST GROUP=TBT

DOCX_METADATA=usb_atc1.docx		SYNC_DATE=05/31/2019	
PAGE TITLE			
USB-C: High Speed ATC1		DRAWING NUMBER	
 Apple Inc.		051-05392	
		D	
		REVISION	
		4.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4 ALL RIGHTS ARE RESERVED		evt-1	
		PAGE	
		151 OF 801	
		SHEET	
		52 OF 92	







### Ace 0 is SPI Ace?





### Ace 1 is UART Ace?




### ACE ARKANOID CONN




### BRIDGE ARKANOID CONN





### AARDVARKANOID CONN



ATC0: I2C\_ADDR=GND, I2CM\_\*\_CNFG=1Mu03a9 3V3\_LDO\_X pull-ups  
ATC1: I2C\_ADDR=Float, I2CM\_\*\_CNFG=1Mu03a9 3V3\_LDO\_X pull-ups  
ATC2: I2C\_ADDR=GND, I2CM\_\*\_CNFG=1Mu03a9 pull-downs  
ATC3: I2C\_ADDR=Float, I2CM\_\*\_CNFG=1Mu03a9 pull-downs




Is UPCx\_5V\_EN being used?



### HV POWER ALIASES


Fuses for laptop charging.




USB-C: Support 1 ATC01			
Apple Inc.		051-05392	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT IV. ALL RIGHTS RESERVED		4.0.0	
152 OF 801		evt-1	
53 OF 92			

\*\* OK2INTEGRATE \*\*



### Ace 0 is Debug Port?




### Ace 1 is non-debug Port?




### Unused ports



### Connections for Laptops (USBC power in)




BOM\_COST\_GROUP=USB-C

PAGE TITLE				SYNCH_DATE=05/31/2019	
USB-C: Support 2 ATC01					
 Apple Inc.		DRAWING NUMBER		SIZE	
		051-05392		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		REVISION		PAGE	
		4.0.0		153 OF 801	
		BRANCH		SHEET	
		evt-1		54 OF 92	




B




SYMC_ROOTDIR=ref_usbnc_aocd		SYMC_DATE=05/31/2019	
PAGE TITLE			
USB-C: Port Controller ATC0			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-05392		D
	REVISION		
	4.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I: NOT TO REPRODUCE OR COPY IT I: NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I: ALL RIGHTS RESERVED		evt-1	
		PAGE	
		154 OF 801	
		SHEET	
		55 OF 92	

\*\* OK2INTEGRATE \*\*




BOM\_COST\_GROUP=USB-C

ENC-MASTER-USB-AND-ATC		SYNC_DATE=05/31/2015	
PAGE TITLE			
USB-C: Port Controller ATC1			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-05392		D
	REVISION		
	4.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		evt-1   PAGE	
		155 OF 801	
		SHEET	
		56 OF 92	





----- Reference only -----

## Left Rear Port




## Left Front Port





BOM\_COST\_GROUP=USB-C

SYNC_DATE=05/01/2019 SYNC_DATE=05/31/2019 PAGE TITLE		SYNC_DATE=05/31/2019	
<h1 style="text-align: center;">USB-C: Connector(s)</h1>			
 <div style="display: inline-block; vertical-align: middle;">  <div style="display: inline-block; vertical-align: middle;"> <div>Apple Inc.</div> </div> </div>		DRAWING NUMBER <div style="font-size: 1.2em; font-weight: bold;">051-05392</div>	SIZE <div style="font-size: 1.2em; font-weight: bold;">D</div>
		REVISION <div style="font-size: 1.2em; font-weight: bold;">4.0.0</div>	
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  I WILL MAINTAIN THIS DOCUMENT IN CONFIDENCE I WILL NOT TO REPRODUCE OR COPY IT I WILL NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I WILL ALL RIGHTS RESERVED		BRANCH <div style="font-size: 1.2em; font-weight: bold;">evt-1</div>	
		PAGE <div style="font-size: 1.2em; font-weight: bold;">156 OF 801</div>	
		SHEET <div style="font-size: 1.2em; font-weight: bold;">57 OF 92</div>	






\*\* OK2INTEGRATE \*\*





### PARROT 0 I2C/RESET LEVEL SHIFTERS



### TBT LS RX/TX LEVEL SHIFTERS





### PARROT 1 I2C/RESET LEVEL SHIFTERS




BOM\_COST\_GROUP=USB-C

PAGE TITLE		SYNOPSIS DATE=05/31/2019	
USB-C: HS Level Shifters			
Apple Inc.		DRAWING NUMBER	051-05392
		REVISION	4.0.0
		BRANCH	evt-1
		PAGE	157 OF 801
		SHEET	58 OF 92
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED			






Alias Debug Reset signal to ATC0 Debug Level Shifter (UF700)



Tie ACE2 Pin C4 (GPIO6) together and alias to UPC\_FORCE\_PWR.




PAGE TITLE			PAGE TITLE		
USB-C: Project Specific			USB-C: Project Specific		
DRAWING NUMBER			DRAWING NUMBER		
051-05392			051-05392		
REVISION			REVISION		
4.0.0			4.0.0		
NOTICE OF PROPRIETARY PROPERTY:			NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT			II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED			IV ALL RIGHTS RESERVED		
BRANCH			BRANCH		
evt-1			evt-1		
PAGE			PAGE		
159 OF 801			159 OF 801		
SHEET			SHEET		
59 OF 92			59 OF 92		

\*\*\* OK2INTEGRATE \*\*\*

# RASPUTIN WIFI/BT MODULE

FOR HOSTINTERFACE TABLES REFER TO:  
RDAR://PROBLEM/53187294

FOR DESIGN, DOCUMENTATION,  
SYSTEM INTEGRATION QUESTIONS:  
RDAR://PROBLEM/44786407










## RASPUTIN BOM TABLE:

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
339S00763	1	NEEDLE, WEAN ST, SAGUTIN, ES6-11, M, LGR049	UL000	CRITICAL	

## RASPUTIN ALTERNATE BOM:

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
339S00758	339S00763	ANY	UL000	RASPUTIN US1 ES6.5




SYNC_NUMBER=evt_cab2_a02 PAGE TITLE		SYNC_DATE=05/31/2015	
 Apple Inc.		DRAWING NUMBER <b>051-05392</b>	SIZE <b>D</b>
		REVISION <b>4.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <b>evt-1</b>	
		PAGE <b>200 OF 801</b>	
		SHEET <b>60 OF 92</b>	





\*\*\* OK2INTEGRATE \*\*\*


# RASPUTIN WIFI/BT MODULE GND



# ANTENNA CONNECTORS




# WLBT DEBUG CONNECTOR



DRAWING NUMBER		051-05392	SIZE	D
REVISION		4.0.0		
BRANCH		evt-1		
PAGE		201 OF 801		
SHEET		61 OF 92		

\*\*\* OK2INTEGRATE \*\*\*

# NAND0 S5E0




PAGE TITLE		DRAWING NUMBER		SIZE
STORAGE: SSD0 S5E <0>		051-05392		D
REVISION		4.0.0		
BRANCH		evt-1		
PAGE		220 OF 801		
SHEET		62 OF 92		



\*\*\* OK2INTEGRATE \*\*\*


# NAND0 S5E1



PAGE TITLE		PAGE NUMBER	
STORAGE: SSD0 S5E <1>		051-05392	
DRAWING NUMBER		REVISION	
051-05392		4.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		evt-1	
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
11. NOT TO REPRODUCE OR COPY IT		221 OF 801	
11. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
11. ALL RIGHTS RESERVED		63 OF 92	

\*\*\*OK2INTEGRATE\*\*\*

THIS EXTERNAL NAND VCC DISCHARGE CIRCUITRY IS FOR SYSTEM THAT DOES NOT USE OCARINA






PAGE TITLE		PAGE TITLE	
STORAGE: NON OCARINA SUPPORT		STORAGE: NON OCARINA SUPPORT	
	DRAWING NUMBER	051-05392	SIZE
	REVISION	4.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		evt-1	
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II. NOT TO REPRODUCE OR COPY IT		224 OF 801	
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV. ALL RIGHTS RESERVED		64 OF 92	




# SSD 24M CLOCK TERMINATIONS

## TOPOLOGY TBD



CAMERA SECURE DISABLE  
ACTUAL NOT ON THE BOARD







# LCD PANEL INTERFACE (eDP) + Camera (MIPI)

## A MIPI Clock and Data


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
117S0201	4	RIS,MP,1A MAX,0.0 OHM,5A,0201,BLACK	LP680,LP681,LP684,LP685		




## B ALS & Camera 5V Filter




## C LCD Panel AUX Straps




## D TCON HPD Voltage Divider




## E Cowling Bosses



## F Backlight Desense Capacitors




## G eDP Display Connector




PAGE TITLE			
eDP Display Connector			
DRAWING NUMBER	051-05392		SIZE
	D		
REVISION	4.0.0		BRANCH
	evt-1		
PAGE	236 OF 801		SHEET
	67 OF 92		

BOM\_COST\_GROUP=DISPLAY


\*\*\* OK2INTEGRATE \*\*\*



CONSULT YOUR DISPLAY DRI FOR DETAILS  
GENERAL GUIDELINE IS  
3V3 FOR 2020 SYSTEMS  
3V8 FOR 2021 SYSTEMS



BOM\_COST\_GROUP=DISPLAY


PAGE TITLE			SYNC_DATE=05/31/2019		
DISPLAY POWER SEQUENCER					
 Apple Inc.		DRAWING NUMBER	051-05392	SIZE	D
		REVISION	4.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 1.1 NOT TO REPRODUCE OR COPY IT 1.1.1 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1V ALL RIGHTS RESERVED		BRANCH	evt-1		
		PAGE	237 OF 801		
		SHEET	68 OF 92		



\*\*\* OK2INTEGRATE \*\*\*

# BEN IC: DISPLAY/KBD BACKLIGHT BOOST CONVERTER

371S00077 (COMBO) FOOTPRINT IN LAYOUT



BEN IC VERSION TO MATCH VERSION OF JERRY IC IS ON THE PANEL

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
35384160	1	XC1LH54880A-04/DC/DC CY20 ROOST QP01-24	UP800		BLC_BEN_IC:V4
353802256	1	XC1LH54880A-07/DC/DC ROOST CY20 QP04	UP800		BLC_BEN_IC:V7

BACKLIGHT SWITCH NODE DESENSE OPTION

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
131S00141	1	CAP,C0G,12PF,5%,100V,0201	CP876		BLC_SW_NODE_DESENSE

10K IF KEYBOARD PWM INPUT IS NOT PRESENT (J132, J213)  
100K IF KEYBOARD PWM INPUT IS PRESENT (J152)


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11750007	1	RES,MF,1/20W,10K OHM,5,0201,SMD	RP847		BLC_KBD_BOOST_USED:NO
11850014	1	RES,MF,100KOHM,1.1/20W,0201	RP847		BLC_KBD_BOOST_USED:YES

BACKLIGHT BOOST VOLTAGE LEVEL BASED ON NUMBER OF LEDS PER STRING

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11450339	1	RES,MTL FILM,1/16W,18.2K,1.0402,SM,LF	RP831		BLC_LEDS_PER_STRING:16
11450359	1	RES,MTL FILM,1/16W,28.7K,1.0402,SM,LF	RP831		BLC_LEDS_PER_STRING:18

BOM OPTION FOR BLC 5V RC FILTER, BASED ON PER PROJECT 5V RIPPLE CHARACTERIZATION, AS COMPARED TO BLC TEAM'S 50 MV RIPPLE SPEC FOR VDDO & VDDA, SEE <RDAR://50682542>

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0 OHM,1A MAX,0402,SMD	RP844,RP845		BLC_5V_SERIES=0_OHM
114S0023	2	RES,MTL FILM,1/16W,10 OHM,1,0402,SMD,LF	RP844,RP845		BLC_5V_SERIES=10_OHM
138S0614	2	CAP,CER,X5R,10UF,10V,0402	CP840,CP841		BLC_5V_CAP=1_UF
138S00070	2	CAP,CER,X5R,4.7UF,20V,0402	CP840,CP841		BLC_5V_CAP=47UF_UF


SYMC_MASTER=ref_blc_ben		SYMC_DATE=05/31/2019	
PAGE TITLE			
BEN: CONTROLLER			
 Apple Inc.	DRAWING NUMBER 051-05392		SIZE D
	REVISION 4.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 IF NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED		evt-1  PAGE 238 OF 801  SHEET 69 OF 92	

BOM\_COST\_GROUP=DISPLAY

\*\*\* OK2INTEGRATE \*\*\*


# BEN IC: KEYBOARD LED DRIVER

THIS PAGE IS ONLY TO BE INCLUDED IF THE KEYBOARD BACKLIGHT  
IS CONTROLLED BY THE BEN ON PAGE 238



## KEYBOARD BKLT PWM LEVEL-SHIFTER


UP900.4: VOH\_MIN = 2.3V  
VOL\_MAX = 0.1V @ PWM\_KEYB I\_MAX OF 1UA



OFF=PAGE SIGNALS ON THIS VERTICAL LINE CONNECT TO BEN UP800  
ON PAGE 238

KEYBOARD SWITCH NODE DESENSE OPTION

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
131S00141	1	CAP,C0G,12PF,5%,100V,0201	CP976		BLC_KBD_SW_NODE_DESENSE

SYNC_MASTER=ref_blc_ben		SYNC_DATE=11/20/2019	
PAGE TITLE			
BEN: KEYBOARD			
 Apple Inc.	DRAWING NUMBER	051-05392	SIZE D
	REVISION	4.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		evt-1          PAGE 239 OF 801          SHEET 70 OF 92	



BOM\_COST\_GROUP=DISPLAY



\*\*\* OK2INTEGRATE \*\*\*

Lid Detect Sensors

Clamshell Open = High  
Clamshell Closed = Low





BOM\_COST\_GROUP=SYSTEM


PAGE TITLE		DRAWING NUMBER		REVISION	
SECDIS: AMR		051-05392		4.0.0	
Apple Inc.		evt-1		242 OF 801	
NOTICE OF PROPRIETARY PROPERTY:		PAGE		71 OF 92	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
I NOT TO REPRODUCE OR COPY IT					
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
I ALL RIGHTS RESERVED					

UNLESS 1V8 IS NOTED, SIGNALS ARE 1.2V

RAIL	TYPICAL	PEAK
1.2 S2	0.8MA	33MA
1.8 S2	0.8MA	14MA

NOTES ARE ON CSA 2 OF THE REFERENCE DESIGN  
READ, LEARN, IMPLEMENT




JRC-INSTRUMENT_SERIAL-000		SYNC_DATE=05/31/2016	
PAGE TITLE			
SECDIS : FPGA			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-05392		D
	REVISION		
	4.0.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE			
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		evt-1	
PAGE		243 OF 801	
SHEET		72 OF 92	


BOM\_COST\_GROUP=SOC




## A Left Speaker Amplifier TDM Level Translator




## C Right Speaker Amplifier TDM Level Translator



## B Left Speaker Amplifier TDM Output Level Translator




## D Right Speaker Amplifier TDM Output Level Translator



BOM\_COST\_GROUP=AUDIO

PAGE TITLE		PAGE TITLE	
Audio Level Shifters		Audio Level Shifters	
DRAWING NUMBER		DRAWING NUMBER	
051-05392		051-05392	
REVISION		REVISION	
4.0.0		4.0.0	
BRANCH		BRANCH	
evt-1		evt-1	
PAGE		PAGE	
244 OF 801		244 OF 801	
SHEET		SHEET	
73 OF 92		73 OF 92	

\*\*\* OK2INTEGRATE \*\*\*




- NOTES:
- CHECK THAT SPKRAMP\_INT\_L HAS IPU ON SOC SIDE.
  - VSENSE/PIN SIGNALS CONNECT TO OUTP/N SIGNALS AT THE SPEAKER CONNECTOR PINS.
  - THE FOLLOWING SIGNALS SHOULD HAVE A VERY LOW DCR PATH:
    - SPKRAMP\_XX\_OUTP/N\_R
    - SPKRAMP\_XX\_OUTP/N
    - PVDD SUPPLY
  - FOR THERMALS PGND PINS MUST CONNECT TO GND LAYERS USING COPIOUS AMOUNT OF VIAS.

DRAWING NUMBER		051-05392	SIZE	D
REVISION		4.0.0		
BRANCH		evt-1		
PAGE		246 OF 801		
SHEET		74 OF 92		


BOM\_COST\_GROUP=AUDIO




## A Left Speaker Amplifier Bulk Capacitors




## B Left Speaker Connector




## C Right Speaker ID




## D Audio Jack CODEC Pull-Ups




## E DMic Connector




DOCX MASTER-051-140		SYNCH DATE-05/31/2019	
PAGE TITLE			
Audio Connectors			
 Apple Inc.		DRAWING NUMBER 051-05392	SIDE D
		REVISION 4.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH evt-1	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE 248 OF 801	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT		SHEET 75 OF 92	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


## A Trackpad SPI Bus Level Shifter (+1.2V to +3.3V)




## B Trackpad I2C Bus Level Shifter



## C Trackpad Wake Level Shifter



## D Trackpad SPI Enable Level Shifter




BOM\_COST\_GROUP=TRACKPAD

PAGE TITLE		Trackpad Support		SYNCDATE=05/31/2019	
		DRAWING NUMBER	051-05392	SIZE	D
		REVISION	4.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		BRANCH	evt-1		
		PAGE	253 OF 801		
		SHEET	76 OF 92		




## A IPD B2B CONNECTOR


Bottom side contacts used  
Pinout reversed from flex




## B IPD Power Filters




## C IPD Desense




## D IPD Control



## F IPD Connector Bosses




PAGE TITLE				SYNC_DATE=05/31/2019	
IPD Combined Connector					
 Apple Inc.		DRAWING NUMBER		SIZE	
		051-05392		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION			
		4.0.0			
		BRANCH			
		evt-1			
		PAGE			
		254 OF 801			
		SHEET			
		77 OF 92			


BOM\_COST\_GROUP=TRACKPAD

# POWER CONNECTIONS


## SERA BUCK0 (ACTIVE)




## SERA BUCK1 (SW CTRL)




## SERA BUCK2 (SLEEP1)




## SERA BUCK3 (SLEEP3)




## SIMETRA BUCK4 (SLEEP3)




## SIMETRA BUCK5 (SLEEP1)




## SIMETRA BUCK6 (ACTIVE)




## SERA BUCK7 (ACTIVE)




## SERA BUCK8 (SW CTRL)




## SERA BUCK9 (SLEEP1)




## SIMETRA BUCK10 (SLEEP1)




## SERA BUCK11 (ACTIVE)




## SIMETRA BUCK12 (ACTIVE)




## SIMETRA BUCK13 (ACTIVE)



## SERA BUCK14 (ACTIVE)




## SERA LDO1 (SLEEP2)




## SERA LDO2 (SLEEP2)


## SERA LDO3 (SLP\_S2R)




## SIMETRA LDO4 (SW CTRL)




## SERA LDO7 (SW CTRL)



## SIMETRA LDO8 (SLEEP2)




## SERA LDO9 (ACTIVE)




## SERA LDO10 (ACTIVE)

## SIMETRA LDO11 (SLEEP2)



## SIMETRA LDO12 (SLEEP2)




## SERA LDO13 (SW CTRL)


## SERA LDO16 (SW CTRL)

## SERA LDO19 (SPARE)


## SIMETRA LDO20 (SW CTRL)



## SERA SW1 (ACTIVE)




## SERA SW3 (ACTIVE)




## SIMETRA SW4 (SLEEP2)

## SIMETRA SW5 (SLEEP2)



## SIMETRA SW6 (SLEEP2) PARALLEL SIMETRA SW7 (SLEEP2) PARALLEL



PAGE TITLE				SYNCDATE=05/31/2019	
Power Aliases - 1					
		DRAWING NUMBER		051-05392	SIZE
		REVISION		4.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		BRANCH		evt-1	
		PAGE		260 OF 801	
		SHEET		78 OF 92	



```

23  _PPBUS_AON                                     == PPBUS_AON                                     83
                                           MIN_LINE_WIDTH=0.0970
                                           MIN_NECK_WIDTH=0.1000
                                           VOLTAGE=1V
                                           MAKE_BASE=TRUE
                                           ==
                                           == PPBUS_AON                                     27
                                           == PPBUS_AON                                     69
                                           == PPBUS_AON                                     46
                                           == PPBUS_AON                                     50
                                           == PPBUS_AON                                     40
                                           == PPBUS_AON                                     44
                                           == PPBUS_AON                                     25
                                           == PPBUS_AON                                     32
                                           == PPBUS_AON                                     26
                                           == PPBUS_AON                                     32
                                           == PPBUS_AON                                     44

44  _PPBUS_5VS2_VIN                               == PPBUS_5VS2_VIN                               38
                                           MIN_LINE_WIDTH=0.0970
                                           MIN_NECK_WIDTH=0.1000
                                           VOLTAGE=13.1V
                                           MAKE_BASE=TRUE
                                           == PPBUS_5VS2_VIN                               38

44  _PPBUS_3V3S2_VIN                               == PPBUS_3V3S2_VIN                               39
                                           MIN_LINE_WIDTH=0.0970
                                           MIN_NECK_WIDTH=0.1000
                                           VOLTAGE=13.1V
                                           MAKE_BASE=TRUE
                                           == PPBUS_3V3S2_VIN                               39

46  _PPBUS_AON_L_SPKRAM                           == PPBUS_AON_L_SPKRAM                           83
                                           MIN_LINE_WIDTH=0.0970
                                           MIN_NECK_WIDTH=0.1000
                                           VOLTAGE=13.1V
                                           MAKE_BASE=TRUE
                                           ==
                                           == PPBUS_AON_L_SPKRAM                           75
                                           == PPBUS_AON_L_SPKRAM                           74

40  _PPBUS_AONSW_IPD                               == PPBUS_AONSW_IPD                               77
                                           MIN_LINE_WIDTH=0.0970
                                           MIN_NECK_WIDTH=0.1000
                                           VOLTAGE=13.1V
                                           MAKE_BASE=TRUE
                                           == PPBUS_AONSW_IPD                               77

3  _PPDCIN_AONSW                                   == PPDCIN_AONSW                                   44
                                           MIN_LINE_WIDTH=0.0970
                                           MIN_NECK_WIDTH=0.1000
                                           VOLTAGE=20V
                                           MAKE_BASE=TRUE
                                           ==
                                           == PPDCIN_AONSW                                   23
                                           == PPDCIN_AONSW                                   44

U7550 - 5V G3S

38  _PP5V_S2                                       == PP5V_S2                                       83
Source from PBUS
Enabled by P5VG3S_EN
                                           MIN_LINE_WIDTH=0.2000
                                           MIN_NECK_WIDTH=0.1000
                                           VOLTAGE=5V
                                           MAKE_BASE=TRUE
                                           ==
                                           == PP5V_S2                                       37
                                           == PP5V_S2                                       46
                                           == PP5V_S2                                       67
                                           == PP5V_S2                                       69
                                           == PP5V_S2                                       38
                                           == PP5V_S2                                       68
                                           == PP5V_S2                                       55
                                           == PP5V_S2                                       56
                                           == PP5V_S2                                       40
                                           == PP5V_S2                                       27

46  _PP5V_S2_KBDLED                               == PP5V_S2_KBDLED                               83
                                           MIN_LINE_WIDTH=0.0970
                                           MIN_NECK_WIDTH=0.1000
                                           VOLTAGE=5V
                                           MAKE_BASE=TRUE
                                           == PP5V_S2_KBDLED                               70

25  _PP5V_AON_P3V8VRLDO                           == PP5V_AON_P3V8VRLDO                           25
                                           MIN_LINE_WIDTH=0.0970
                                           MIN_NECK_WIDTH=0.1000
                                           VOLTAGE=5V
                                           MAKE_BASE=TRUE
                                           == PP5V_AON_P3V8VRLDO                           25

68  _PP5V_SW_LCD                                 == PP5V_SW_LCD                                 67
                                           MIN_LINE_WIDTH=0.2000
                                           MIN_NECK_WIDTH=0.1000
                                           VOLTAGE=5V
                                           MAKE_BASE=TRUE

40  _PP5V_S2SW_IPD                               == PP5V_S2SW_IPD                               77
                                           MIN_LINE_WIDTH=0.2000
                                           MIN_NECK_WIDTH=0.1000
                                           VOLTAGE=5V
                                           MAKE_BASE=TRUE
                                           == PP5V_S2SW_IPD                               77
                                           == PP5V_S2SW_IPD                               4

```

The diagram illustrates the PP3V3 power plane, which is sourced from PBUS and enabled by a 4-pin header. The plane is connected to various voltage regulators and their outputs, which are then connected to the power plane. The regulators and their outputs are:





- PP3V3 S2**: A 3.3V regulator with a minimum line width of 0.1000, minimum neck width of 0.1000, voltage of 3.3V, and MAKE\_BASE=TRUE. It is connected to the power plane at 82.
- PP3V3 S2 WLBT**: A 3.3V regulator with a minimum line width of 0.0970, minimum neck width of 0.1000, voltage of 3.3V, and MAKE\_BASE=TRUE. It is connected to the power plane at 60.
- PP3V3 S2SW SNS**: A 3.3V regulator with a minimum line width of 0.0970, minimum neck width of 0.1000, voltage of 3.3V, and MAKE\_BASE=TRUE. It is connected to the power plane at 44 and 46.
- PP3V3 S2SW IPD**: A 3.3V regulator with a minimum line width of 0.0970, minimum neck width of 0.1000, voltage of 3.3V, and MAKE\_BASE=TRUE. It is connected to the power plane at 76 and 77.
- PP3V3 SW LCD**: A 3.3V regulator with a minimum line width of 0.2000, minimum neck width of 0.1000, voltage of 3.3V, and MAKE\_BASE=TRUE. It is connected to the power plane at 41.
- PP3V3 AON**: A 3.3V regulator with a minimum line width of 0.1000, minimum neck width of 0.1000, voltage of 3.3V, and MAKE\_BASE=TRUE. It is connected to the power plane at 82, 77, 43, and 35.
- PP1V8 AON**: A 1.8V regulator with a minimum line width of 0.1000, minimum neck width of 0.1000, voltage of 1.8V, and MAKE\_BASE=TRUE. It is connected to the power plane at 36, 50, 40, 35, and 71.
- PP1V8 S2SW VDD1**: A 1.8V regulator with a minimum line width of 0.1000, minimum neck width of 0.1000, voltage of 1.8V, and MAKE\_BASE=TRUE. It is connected to the power plane at 40.

83	PP3V8_AON_VDDMAIN	==	PP3V8_AON_VDDMAIN	26
82	MAKE_BASE=TRUE	==	PP3V8_AON_VDDMAIN	
	VOLTAGE=3.8V	==	PP3V8_AON_VDDMAIN	
		==	PP3V8_AON_VDDMAIN	
		==	PP3V8_AON_VDDMAIN	50
		==	PP3V8_AON_VDDMAIN	40
		==	PP3V8_AON_VDDMAIN	16
		==	PP3V8_AON_VDDMAIN	16
		==	PP3V8_AON_VDDMAIN	27
		==	PP3V8_AON_VDDMAIN	11
		==	PP3V8_AON_VDDMAIN	41
		==	PP3V8_AON_VDDMAIN	42
		==	PP3V8_AON_VDDMAIN	13
		==	PP3V8_AON_VDDMAIN	13
		==	PP3V8_AON_VDDMAIN	13

GND

---


VOLTAGE=0V  
MIN LINE WIDTH=0.1000  
MIN NECK WIDTH=0.0800





7	NC_DFR_1V8_DISP_INT	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DFR_1V8_DISP_INT
7	NC_DFR_1V8_DISP_RESET_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DFR_1V8_DISP_RESET_L
7	NC_DFR_1V8_TOUCH_RESET_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DFR_1V8_TOUCH_RESET_L
8	NC_DFR_DISP_TE	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DFR_DISP_TE
7	NC_DFR_PWR_EN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DFR_PWR_EN
10	NC_HDMI_CEC_AOP_RX	==	MAKE_BASE=TRUE	NO_TEST=1	NC_HDMI_CEC_AOP_RX
10	NC_HDMI_CEC_AOP_TX	==	MAKE_BASE=TRUE	NO_TEST=1	NC_HDMI_CEC_AOP_TX
10	NC_HDMI_HPD_AOP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_HDMI_HPD_AOP
8	NC_MIPI_DFR_CLKN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_MIPI_DFR_CLKN
8	NC_MIPI_DFR_CLKP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_MIPI_DFR_CLKP
8	NC_MIPI_DFR_DATAN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_MIPI_DFR_DATAN
8	NC_MIPI_DFR_DATAP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_MIPI_DFR_DATAP
8	NC_PCIE_CLK100M_ENETN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_CLK100M_ENETN
9	NC_PCIE_CLK100M_ENETP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_CLK100M_ENETP
9	NC_PCIE_CLK100M_USBHCN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_CLK100M_USBHCN
9	NC_PCIE_CLK100M_USBHCP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_CLK100M_USBHCP
9	NC_PCIE_ENET_D2RN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_ENET_D2RN
9	NC_PCIE_ENET_D2RP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_ENET_D2RP
9	NC_PCIE_ENET_R2DCN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_ENET_R2DCN
9	NC_PCIE_ENET_R2DCP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_ENET_R2DCP
9	NC_PCIE_USBHC_D2RN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_USBHC_D2RN
9	NC_PCIE_USBHC_D2RP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_USBHC_D2RP
9	NC_PCIE_USBHC_R2DCN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_USBHC_R2DCN
9	NC_PCIE_USBHC_R2DCP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_USBHC_R2DCP
10	NC_SMC_FAN_PWM_SMC_STIL_LED_PWM	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SMC_FAN_PWM_SMC_STIL_LED_PWM
10	NC_SMC_FAN_TACH	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SMC_FAN_TACH
8	NC_SPI_DISP_BKLT_MOSI	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SPI_DISP_BKLT_MOSI
8	NC_SPI_DISP_BKLT_MISO	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SPI_DISP_BKLT_MISO
10	NC_SPI_DP2HDMI_HOLD_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SPI_DP2HDMI_HOLD_L
10	NC_NUB_SWD_TMS1	==	MAKE_BASE=TRUE	NO_TEST=1	NC_NUB_SWD_TMS1
21	NC_I2C_SE_SCL	==	MAKE_BASE=TRUE	NO_TEST=1	NC_I2C_SE_SCL
21	NC_I2C_SE_SDA	==	MAKE_BASE=TRUE	NO_TEST=1	NC_I2C_SE_SDA
7	NC_DFR_TOUCH_INT_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DFR_TOUCH_INT_L
7	NC_UART_TCON_R2D	==	MAKE_BASE=TRUE	NO_TEST=1	NC_UART_TCON_R2D
10	NC_ADCD_BURST_EN_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_ADCD_BURST_EN_L
10	NC_ADCD_ID	==	MAKE_BASE=TRUE	NO_TEST=1	NC_ADCD_ID
10	NC_CCG_SMC_I2C_INT_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CCG_SMC_I2C_INT_L
8	NC_BKLT_FAULT_INT_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_BKLT_FAULT_INT_L
8	NC_DISP_BKLT_LSYNC	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DISP_BKLT_LSYNC
9	NC_ENET_CLKREQ_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_ENET_CLKREQ_L
9	NC_ENET_RESET_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_ENET_RESET_L
9	NC_USBHC_RESET_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_USBHC_RESET_L
10	NC_DFR_TOUCH_CLK32K_RESET_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DFR_TOUCH_CLK32K_RESET_L
10	NC_AOP_FUNC0	==	MAKE_BASE=TRUE	NO_TEST=1	NC_AOP_FUNC0
10	NC_AOP_FUNC3	==	MAKE_BASE=TRUE	NO_TEST=1	NC_AOP_FUNC3
10	NC_AOP_FUNC2	==	MAKE_BASE=TRUE	NO_TEST=1	NC_AOP_FUNC2
10	NC_SPI_R1_CS_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SPI_R1_CS_L
10	NC_BKLT_PWR_ON	==	MAKE_BASE=TRUE	NO_TEST=1	NC_BKLT_PWR_ON
61	NC_RE_BT_DED	==	MAKE_BASE=TRUE	NO_TEST=1	NC_RE_BT_DED
8	NC_MIPI_FTCAM_DATA1P	==	MAKE_BASE=TRUE	NO_TEST=1	NC_MIPI_FTCAM_DATA1P
8	NC_MIPI_FTCAM_DATA1N	==	MAKE_BASE=TRUE	NO_TEST=1	NC_MIPI_FTCAM_DATA1N
72	NC_DMIC_CLK2_1V8_OUT_R_IC	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DMIC_CLK2_1V8_OUT_R_IC
72	NC_DMIC_CLK2_IN_IC	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DMIC_CLK2_IN_IC
72	NC_DMIC_DATA2_1V8_IN_IC	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DMIC_DATA2_1V8_IN_IC
72	NC_DMIC_DATA2_SEC_OUT_IC	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DMIC_DATA2_SEC_OUT_IC
72	NC_FTCAM_ENABLE_SEC_1V8_OUT_IC	==	MAKE_BASE=TRUE	NO_TEST=1	NC_FTCAM_ENABLE_SEC_1V8_OUT_IC
72	NC_IRCAM_ENABLE_IN_IC	==	MAKE_BASE=TRUE	NO_TEST=1	NC_IRCAM_ENABLE_IN_IC
72	NC_IRCAM_ENABLE_SEC_1V8_OUT_IC	==	MAKE_BASE=TRUE	NO_TEST=1	NC_IRCAM_ENABLE_SEC_1V8_OUT_IC
72	FTCAM_RESET_L	==	MAKE_BASE=TRUE	NO_TEST=1	FTCAM_RESET_L
72	NC_SEP_IRCAM_DISABLE_IC_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SEP_IRCAM_DISABLE_IC_L
72	NC_FTCAM_ENABLE_IN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_FTCAM_ENABLE_IN
7	NC_ENET_SYNC_1588	==	MAKE_BASE=TRUE	NO_TEST=1	NC_ENET_SYNC_1588
7	NC_SPI_DFR_CS_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SPI_DFR_CS_L
7	NC_SWD_UPC_SWDIO1	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SWD_UPC_SWDIO1
10	NC_ALS_INT_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_ALS_INT_L
7	NC_SOC_TRIGGER2	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SOC_TRIGGER2
60	NC_BT_GPIO_4	==	MAKE_BASE=TRUE	NO_TEST=1	NC_BT_GPIO_4
60	NC_SPMI_WLBT_CLK_1V8	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SPMI_WLBT_CLK_1V8
60	NC_SPMI_WLBT_DAT_1V8	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SPMI_WLBT_DAT_1V8
7	TOUCHID_PWR_EN	==	MAKE_BASE=TRUE		TOUCHID_PWR_EN

58	USB2_ATC0_LS_P	==	MAKE_BASE=TRUE	USB2_ATC0_LS_P	59
58	USB2_ATC0_LS_N	==	MAKE_BASE=TRUE	USB2_ATC0_LS_N	59
58	USB2_ATC1_LS_P	==	MAKE_BASE=TRUE	USB2_ATC1_LS_P	59
58	USB2_ATC1_LS_N	==	MAKE_BASE=TRUE	USB2_ATC1_LS_N	59
58	USB_DBG_LS_P	==	MAKE_BASE=TRUE	USB_DBG_LS_P	54
58	USB_DBG_LS_N	==	MAKE_BASE=TRUE	USB_DBG_LS_N	54
10	CHGR_INT_L	==	MAKE_BASE=TRUE	CHGR_INT_L	24
51	USBC_ATC0_R2D_P<1>	==	MAKE_BASE=TRUE	USBC_ATC0_R2D_P<1>	51
51	USBC_ATC0_R2D_N<1>	==	MAKE_BASE=TRUE	USBC_ATC0_R2D_N<1>	51
51	USBC0_D2R_P<1>	==	MAKE_BASE=TRUE	USBC0_D2R_P<1>	57
51	USBC0_D2R_N<1>	==	MAKE_BASE=TRUE	USBC0_D2R_N<1>	57
51	USBC_ATC0_R2D_P<2>	==	MAKE_BASE=TRUE	USBC_ATC0_R2D_P<2>	51
51	USBC_ATC0_R2D_N<2>	==	MAKE_BASE=TRUE	USBC_ATC0_R2D_N<2>	51
51	USBC0_D2R_P<2>	==	MAKE_BASE=TRUE	USBC0_D2R_P<2>	57
51	USBC0_D2R_N<2>	==	MAKE_BASE=TRUE	USBC0_D2R_N<2>	57
51	USBC_ATC0_D2R_C_P<1>	==	MAKE_BASE=TRUE	USBC_ATC0_D2R_C_P<1>	51
51	USBC_ATC0_D2R_C_N<1>	==	MAKE_BASE=TRUE	USBC_ATC0_D2R_C_N<1>	51
51	USBC0_R2D_CR_P<1>	==	MAKE_BASE=TRUE	USBC0_R2D_CR_P<1>	57
51	USBC0_R2D_CR_N<1>	==	MAKE_BASE=TRUE	USBC0_R2D_CR_N<1>	57
51	USBC_ATC0_D2R_C_P<2>	==	MAKE_BASE=TRUE	USBC_ATC0_D2R_C_P<2>	51
51	USBC_ATC0_D2R_C_N<2>	==	MAKE_BASE=TRUE	USBC_ATC0_D2R_C_N<2>	51
51	USBC0_R2D_CR_P<2>	==	MAKE_BASE=TRUE	USBC0_R2D_CR_P<2>	57
51	USBC0_R2D_CR_N<2>	==	MAKE_BASE=TRUE	USBC0_R2D_CR_N<2>	57
52	USBC_ATC1_R2D_P<1>	==	MAKE_BASE=TRUE	USBC_ATC1_R2D_P<1>	52
52	USBC_ATC1_R2D_N<1>	==	MAKE_BASE=TRUE	USBC_ATC1_R2D_N<1>	52
52	USBC1_D2R_P<1>	==	MAKE_BASE=TRUE	USBC1_D2R_P<1>	57
52	USBC1_D2R_N<1>	==	MAKE_BASE=TRUE	USBC1_D2R_N<1>	57
52	USBC_ATC1_R2D_P<2>	==	MAKE_BASE=TRUE	USBC_ATC1_R2D_P<2>	52
52	USBC_ATC1_R2D_N<2>	==	MAKE_BASE=TRUE	USBC_ATC1_R2D_N<2>	52
52	USBC1_D2R_P<2>	==	MAKE_BASE=TRUE	USBC1_D2R_P<2>	57
52	USBC1_D2R_N<2>	==	MAKE_BASE=TRUE	USBC1_D2R_N<2>	57
52	USBC_ATC1_D2R_C_P<1>	==	MAKE_BASE=TRUE	USBC_ATC1_D2R_C_P<1>	52
52	USBC_ATC1_D2R_C_N<1>	==	MAKE_BASE=TRUE	USBC_ATC1_D2R_C_N<1>	52
52	USBC1_R2D_CR_P<1>	==	MAKE_BASE=TRUE	USBC1_R2D_CR_P<1>	57
52	USBC1_R2D_CR_N<1>	==	MAKE_BASE=TRUE	USBC1_R2D_CR_N<1>	57
52	USBC_ATC1_D2R_C_P<2>	==	MAKE_BASE=TRUE	USBC_ATC1_D2R_C_P<2>	52
52	USBC_ATC1_D2R_C_N<2>	==	MAKE_BASE=TRUE	USBC_ATC1_D2R_C_N<2>	52
52	USBC1_R2D_CR_P<2>	==	MAKE_BASE=TRUE	USBC1_R2D_CR_P<2>	57
52	USBC1_R2D_CR_N<2>	==	MAKE_BASE=TRUE	USBC1_R2D_CR_N<2>	57
7	UART_TCON_D2R	==	MAKE_BASE=TRUE	UART_TCON_D2R	67
10	IPD_SPI_INT_L	==	MAKE_BASE=TRUE	IPD_SPI_INT_L	76
54	SW-SOC_DOCK_CONNECT	==	MAKE_BASE=TRUE	SOC_DOCK_CONNECT	10
73	SPKRAMP_RESET_L	==	MAKE_BASE=TRUE	SPKRAMP_RESET_L	7
73	TDM_SPKRAMP_L_BCLK	==	MAKE_BASE=TRUE	TDM_SPKRAMP_L_BCLK	20
73	TDM_SPKRAMP_L_FSYNC	==	MAKE_BASE=TRUE	TDM_SPKRAMP_L_FSYNC	20
73	TDM_SPKRAMP_L_R2D	==	MAKE_BASE=TRUE	TDM_SPKRAMP_L_R2D	20
73	TDM_SPKRAMP_L_D2R	==	MAKE_BASE=TRUE	TDM_SPKRAMP_L_D2R	7
73	TDM_1V8_SPKRAMP_L_BCLK	==	MAKE_BASE=TRUE	TDM_1V8_SPKRAMP_L_BCLK	73
73	TDM_1V8_SPKRAMP_L_FSYNC	==	MAKE_BASE=TRUE	TDM_1V8_SPKRAMP_L_FSYNC	73
73	TDM_1V8_SPKRAMP_L_R2D	==	MAKE_BASE=TRUE	TDM_1V8_SPKRAMP_L_R2D	73
73	TDM_1V8_SPKRAMP_L_D2R	==	MAKE_BASE=TRUE	TDM_1V8_SPKRAMP_L_D2R	73
73	TDM_SPKRAMP_R_BCLK	==	MAKE_BASE=TRUE	TDM_SPKRAMP_R_BCLK	20
73	TDM_SPKRAMP_R_FSYNC	==	MAKE_BASE=TRUE	TDM_SPKRAMP_R_FSYNC	20
73	TDM_SPKRAMP_R_R2D	==	MAKE_BASE=TRUE	TDM_SPKRAMP_R_R2D	20
73	TDM_SPKRAMP_R_D2R	==	MAKE_BASE=TRUE	TDM_SPKRAMP_R_D2R	7
73	TDM_1V8_SPKRAMP_R_BCLK	==	MAKE_BASE=TRUE	TDM_1V8_SPKRAMP_R_BCLK	50 73
73	TDM_1V8_SPKRAMP_R_FSYNC	==	MAKE_BASE=TRUE	TDM_1V8_SPKRAMP_R_FSYNC	50 73
73	TDM_1V8_SPKRAMP_R_R2D	==	MAKE_BASE=TRUE	TDM_1V8_SPKRAMP_R_R2D	50 73
73	TDM_1V8_SPKRAMP_R_D2R	==	MAKE_BASE=TRUE	TDM_1V8_SPKRAMP_R_D2R	50 73
60	TPT_WLAN_JTAG_TCK	==	MAKE_BASE=TRUE	TPT_WLAN_JTAG_TCK	
60	TPT_WLAN_JTAG_TMS	==	MAKE_BASE=TRUE	TPT_WLAN_JTAG_TMS	
60	TPT_WLAN_JTAG_TRSTN	==	MAKE_BASE=TRUE	TPT_WLAN_JTAG_TRSTN	
61	TPT_WLAN_JTAG_TDI	==	MAKE_BASE=TRUE	TPT_WLAN_JTAG_TDI	
61	TPT_WLAN_JTAG_TDO	==	MAKE_BASE=TRUE	TPT_WLAN_JTAG_TDO	
	TPT_P3V8AON_PU_RAIL	==	MAKE_BASE=TRUE	TPT_P3V8AON_PU_RAIL	25


PAGE TITLE				SYNCDATE=05/31/2019	
Signal Aliases 1					
 Apple Inc.		DRAWING NUMBER	051-05392	SIZE	D
		REVISION	4.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11. NOT TO REPRODUCE OR COPY IT 111. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1V ALL RIGHTS RESERVED		BRANCH	evt-1		
		PAGE	263 OF 801		
		SHEET	80 OF 92		



6	NC_FPWM2	==	MAKR_BASE=TRUE	NO_TEST=1	NC_FPWM2
6	NC_SWD_TMS3	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SWD_TMS3
6	NC_SWD_TMS4	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SWD_TMS4
7	NC_I2S3_BCLK	==	MAKR_BASE=TRUE	NO_TEST=1	NC_I2S3_BCLK
7	NC_I2S3_D2R	==	MAKR_BASE=TRUE	NO_TEST=1	NC_I2S3_D2R
7	NC_I2S3_LRCLK	==	MAKR_BASE=TRUE	NO_TEST=1	NC_I2S3_LRCLK
7	NC_I2S3_MCLK	==	MAKR_BASE=TRUE	NO_TEST=1	NC_I2S3_MCLK
7	NC_I2S3_R2D	==	MAKR_BASE=TRUE	NO_TEST=1	NC_I2S3_R2D
7	NC_SOC_GPIO01	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SOC_GPIO01
7	IPD_SPT_EN	==	MAKR_BASE=TRUE	NO_TEST=1	IPD_SPT_EN
7	NC_SOC_GPIO09	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SOC_GPIO09
7	NC_SOC_GPIO10	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SOC_GPIO10
7	NC_SOC_GPIO15	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SOC_GPIO15
7	NC_SOC_GPIO16	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SOC_GPIO16
7	NC_SOC_I2S0_MCK	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SOC_I2S0_MCK
7	NC_SOC_I2S1_MCK	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SOC_I2S1_MCK
7	NC_SOC_I2S2_MCK	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SOC_I2S2_MCK
7	NC_SOC_SPI2_SSIN	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SOC_SPI2_SSIN
7	NC_SPMI2_CLK	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SPMI2_CLK
7	NC_SPMI2_DATA	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SPMI2_DATA
7	NC_SSP10_MOSI	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SSP10_MOSI
7	NC_UART3_D2R	==	MAKR_BASE=TRUE	NO_TEST=1	NC_UART3_D2R
7	NC_UART3_D2R_CTS_L	==	MAKR_BASE=TRUE	NO_TEST=1	NC_UART3_D2R_CTS_L
7	NC_UART3_R2D	==	MAKR_BASE=TRUE	NO_TEST=1	NC_UART3_R2D
7	NC_UART3_R2D_RTS_L	==	MAKR_BASE=TRUE	NO_TEST=1	NC_UART3_R2D_RTS_L
7	NC_UART4_D2R	==	MAKR_BASE=TRUE	NO_TEST=1	NC_UART4_D2R
7	NC_UART4_D2R_CTS_L	==	MAKR_BASE=TRUE	NO_TEST=1	NC_UART4_D2R_CTS_L
7	NC_UART4_R2D	==	MAKR_BASE=TRUE	NO_TEST=1	NC_UART4_R2D
7	NC_UART4_R2D_RTS_L	==	MAKR_BASE=TRUE	NO_TEST=1	NC_UART4_R2D_RTS_L
7	NC_UART7_RXD	==	MAKR_BASE=TRUE	NO_TEST=1	NC_UART7_RXD
7	NC_UART7_TXD	==	MAKR_BASE=TRUE	NO_TEST=1	NC_UART7_TXD
8	NC_DISP_FSYNC	==	MAKR_BASE=TRUE	NO_TEST=1	NC_DISP_FSYNC
8	NC_DISP_SPMI_CLK	==	MAKR_BASE=TRUE	NO_TEST=1	NC_DISP_SPMI_CLK
8	NC_DISP_SPMI_DATA	==	MAKR_BASE=TRUE	NO_TEST=1	NC_DISP_SPMI_DATA
8	NC_DISP_TOUCH_BSYNC0	==	MAKR_BASE=TRUE	NO_TEST=1	NC_DISP_TOUCH_BSYNC0
8	NC_DISP_TOUCH_BSYNC1	==	MAKR_BASE=TRUE	NO_TEST=1	NC_DISP_TOUCH_BSYNC1
8	NC_DISP_TOUCH_EB	==	MAKR_BASE=TRUE	NO_TEST=1	NC_DISP_TOUCH_EB
8	NC_DISPLAY_POL	==	MAKR_BASE=TRUE	NO_TEST=1	NC_DISPLAY_POL
8	NC_ISP_GPIO1	==	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_GPIO1
8	NC_ISP_GPIO2	==	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_GPIO2
8	NC_ISP_GPIO3	==	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_GPIO3
8	NC_ISP_I2C0_SCL	==	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_I2C0_SCL
8	NC_ISP_I2C0_SDA	==	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_I2C0_SDA
8	NC_ISP_I2C1_SCL	==	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_I2C1_SCL
8	NC_ISP_I2C1_SDA	==	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_I2C1_SDA
8	NC_ISP_I2C3_SCL	==	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_I2C3_SCL
8	NC_ISP_I2C3_SDA	==	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_I2C3_SDA
8	NC_ISP_SPMI0_CLK	==	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_SPMI0_CLK
8	NC_ISP_SPMI0_DATA	==	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_SPMI0_DATA
8	NC_ISP_SPMI1_CLK	==	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_SPMI1_CLK
8	NC_ISP_SPMI1_DATA	==	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_SPMI1_DATA
8	NC_LPDP_TX4N	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDP_TX4N
8	NC_LPDP_TX4P	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDP_TX4P
8	NC_LPDP_TX5N	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDP_TX5N
8	NC_LPDP_TX5P	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDP_TX5P
8	NC_LPDPRX_AUX0	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX0
8	NC_LPDPRX_AUX1	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX1
8	NC_LPDPRX_AUX2	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX2
8	NC_LPDPRX_AUX3	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX3
8	NC_LPDPRX_AUX4	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX4
8	NC_LPDPRX_AUX5	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX5
8	NC_LPDPRX_AUX6	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX6
8	NC_LPDPRX_AUX7	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX7
8	NC_LPDPRX_AUX8	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX8
8	NC_LPDPRX_AUX9	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX9
8	NC_LPDPRX_AUX10	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX10
8	NC_LPDPRX_AUX11	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX11
8	NC_MIPI0C_CLKN	==	MAKR_BASE=TRUE	NO_TEST=1	NC_MIPI0C_CLKN
8	NC_MIPI0C_CLKP	==	MAKR_BASE=TRUE	NO_TEST=1	NC_MIPI0C_CLKP
8	NC_MIPI0C_DATANO	==	MAKR_BASE=TRUE	NO_TEST=1	NC_MIPI0C_DATANO
8	NC_MIPI0C_DATANI	==	MAKR_BASE=TRUE	NO_TEST=1	NC_MIPI0C_DATANI
8	NC_MIPI0C_DATAPO	==	MAKR_BASE=TRUE	NO_TEST=1	NC_MIPI0C_DATAPO
8	NC_MIPI0C_DATAP1	==	MAKR_BASE=TRUE	NO_TEST=1	NC_MIPI0C_DATAP1
8	NC_SENSOR0_CLK	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SENSOR0_CLK
8	NC_SENSOR1_CLK	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SENSOR1_CLK
8	NC_SENSOR2_CLK	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SENSOR2_CLK
8	NC_SENSOR3_CLK	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SENSOR3_CLK
9	NC_NAND0_PCIE_RESET1_L	==	MAKR_BASE=TRUE	NO_TEST=1	NC_NAND0_PCIE_RESET1_L
9	NC_PAD_MTR_ANALOG_TEST_NEG	==	MAKR_BASE=TRUE	NO_TEST=1	NC_PAD_MTR_ANALOG_TEST_NEG
9	NC_PAD_MTR_ANALOG_TEST_POS	==	MAKR_BASE=TRUE	NO_TEST=1	NC_PAD_MTR_ANALOG_TEST_POS
9	NC_PAD_MTR_VREF_NEG	==	MAKR_BASE=TRUE	NO_TEST=1	NC_PAD_MTR_VREF_NEG
9	NC_PAD_MTR_VREF_POS	==	MAKR_BASE=TRUE	NO_TEST=1	NC_PAD_MTR_VREF_POS
10	NC_AON_SLEEP1_RESET_L	==	MAKR_BASE=TRUE	NO_TEST=1	NC_AON_SLEEP1_RESET_L
10	NC_AOP_FUNC1	==	MAKR_BASE=TRUE	NO_TEST=1	NC_AOP_FUNC1
10	NC_AOP_FUNC5	==	MAKR_BASE=TRUE	NO_TEST=1	NC_AOP_FUNC5
10	NC_AOP_FUNC10	==	MAKR_BASE=TRUE	NO_TEST=1	NC_AOP_FUNC10
10	NC_AOP_FUNC14	==	MAKR_BASE=TRUE	NO_TEST=1	NC_AOP_FUNC14
10	NC_AOP_SPMI0_SCLK	==	MAKR_BASE=TRUE	NO_TEST=1	NC_AOP_SPMI0_SCLK
10	NC_AOP_SPMI0_SDATA	==	MAKR_BASE=TRUE	NO_TEST=1	NC_AOP_SPMI0_SDATA
10	NC_AOP_UART2_D2R	==	MAKR_BASE=TRUE	NO_TEST=1	NC_AOP_UART2_D2R
10	NC_AOP_UART2_R2D	==	MAKR_BASE=TRUE	NO_TEST=1	NC_AOP_UART2_R2D


10	NC_PDM_CLK1	==	MAKR_BASE=TRUE	NO_TEST=1	NC_PDM_CLK1
10	NC_PDM_CLK2	==	MAKR_BASE=TRUE	NO_TEST=1	NC_PDM_CLK2
10	NC_PDM_CLK5	==	MAKR_BASE=TRUE	NO_TEST=1	NC_PDM_CLK5
10	NC_PDM_CLK6	==	MAKR_BASE=TRUE	NO_TEST=1	NC_PDM_CLK6
10	NC_PDM_DATA1	==	MAKR_BASE=TRUE	NO_TEST=1	NC_PDM_DATA1
10	NC_PDM_DATA2	==	MAKR_BASE=TRUE	NO_TEST=1	NC_PDM_DATA2
10	NC_SMC_GPIO1	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SMC_GPIO1

23	NC_CHGR_CBC_ON	==	MAKR_BASE=TRUE	NO_TEST=1	NC_CHGR_CBC_ON
23	NC_CHGR_EN_VR1	==	MAKR_BASE=TRUE	NO_TEST=1	NC_CHGR_EN_VR1
23	NC_CHGR_SMC_RST_L	==	MAKR_BASE=TRUE	NO_TEST=1	NC_CHGR_SMC_RST_L
58	NC_EUSB_L5IN	==	MAKR_BASE=TRUE	NO_TEST=1	NC_EUSB_L5IN
58	NC_EUSB_L51P	==	MAKR_BASE=TRUE	NO_TEST=1	NC_EUSB_L51P
21	NC_SE_GPIO0	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SE_GPIO0
51	NC_SMBUS_ATCRIMR0_SCL	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SMBUS_ATCRIMR0_SCL
51	NC_SMBUS_ATCRIMR0_SDA	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SMBUS_ATCRIMR0_SDA
52	NC_SMBUS_ATCRIMR1_SCL	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SMBUS_ATCRIMR1_SCL
52	NC_SMBUS_ATCRIMR1_SDA	==	MAKR_BASE=TRUE	NO_TEST=1	NC_SMBUS_ATCRIMR1_SDA
58	NC_USB_L5IN	==	MAKR_BASE=TRUE	NO_TEST=1	NC_USB_L5IN
58	NC_USB_L51P	==	MAKR_BASE=TRUE	NO_TEST=1	NC_USB_L51P
8	NC_LPDPRX_RXN0	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN0
8	NC_LPDPRX_RXN1	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN1
8	NC_LPDPRX_RXN2	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN2
8	NC_LPDPRX_RXN3	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN3
8	NC_LPDPRX_RXN4	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN4
8	NC_LPDPRX_RXN5	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN5
8	NC_LPDPRX_RXN6	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN6
8	NC_LPDPRX_RXN7	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN7
8	NC_LPDPRX_RXN8	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN8
8	NC_LPDPRX_RXN9	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN9
8	NC_LPDPRX_RXN10	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN10
8	NC_LPDPRX_RXN11	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN11
8	NC_LPDPRX_RXP0	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP0
8	NC_LPDPRX_RXP1	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP1
8	NC_LPDPRX_RXP2	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP2
8	NC_LPDPRX_RXP3	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP3
8	NC_LPDPRX_RXP4	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP4
8	NC_LPDPRX_RXP5	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP5
8	NC_LPDPRX_RXP6	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP6
8	NC_LPDPRX_RXP7	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP7
8	NC_LPDPRX_RXP8	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP8
8	NC_LPDPRX_RXP9	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP9
8	NC_LPDPRX_RXP10	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP10
8	NC_LPDPRX_RXP11	==	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP11
62	NC_NAND0_S5E0_VPP	==	MAKR_BASE=TRUE	NO_TEST=1	NC_NAND0_S5E0_VPP
63	NC_NAND0_S5E1_VPP	==	MAKR_BASE=TRUE	NO_TEST=1	NC_NAND0_S5E1_VPP


PAGE TITLE				SYNC_DATE=05/31/2019	
Signal Aliases 2					
 Apple Inc.		DRAWING NUMBER	051-05392	SIZE	D
		REVISION	4.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11. NOT TO REPRODUCE OR COPY IT 111. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1V ALL RIGHTS RESERVED		BRANCH	evt-1		
		PAGE	264 OF 801		
		SHEET	81 OF 92		




## A Debug Push-Buttons




## B Debug LED Control




## C Battery Sub-System Debug Connector



## D Thermal Diode Test Points



## E Debug LEDs




BOM\_COST\_GROUP=DEBUG


PAGE TITLE				SYNC_DATE=05/31/2019	
DEBUG					
		DRAWING NUMBER	051-05392	SIZE	D
		REVISION	4.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11. NOT TO REPRODUCE OR COPY IT 111. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1V ALL RIGHTS RESERVED		BRANCH	evt-1		
		PAGE	270 OF 801		
		SHEET	82 OF 92		




8



4




BOM\_COST\_GROUP=DESENSE

PAGE TITLE			SYNCDATE=05/31/2019
Desense			
 Apple Inc.	DRAWING NUMBER	051-05392	SIZE D
	REVISION	4.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH evt-1
			PAGE 281 OF 801
			SHEET 83 OF 92

SCSET RULES

DIELECTRIC BASED SPACING RULES	
RULE DEFINITION	LIST OF VALUES
A.DIELECTRIC_101K <small>Dielectric thickness dependent from material material thickness is used instead of 100000</small>	2-10
A.DIELECTRIC_101K2 AV. 20V, 2 <small>Dielectric thickness dependent from material material thickness is used instead of 100000</small>	PLEASE USE HYBRID TABLE
A.DIELECTRIC_101K2 IN 200V <small>Dielectric thickness dependent from material material thickness is used instead of 100000</small>	

PAGE TITLE			SYNC_DATE=05/31/2019
17.2 RULES			
 Apple Inc.	DRAWING NUMBER	051-05392	SIZE D
	REVISION	4.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	evt-1	
	PAGE	500 OF 801	
	SHEET	84 OF 92	



## PHYSICAL CONSTRAINT SET, NET ASSIGNMENT

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT! NET NAMES EX: DDR*	NAME
CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
I2C	P	A_45_OHM_SE		Y
SPI	P	A_45_OHM_SE	*SMB*SCL*,*SMB*SDA*,*I2C*SCL*,*I2C*SDA*,*I2C*INT*	Y
SPMI	P	A_45_OHM_SE	*SPI*MISO*,*SPI*MOSt*,*SPI*CLK*,*SPI*CS*	Y
SMD	P	A_45_OHM_SE	SMD_NAND*,SMD_NUB*	Y
JTAG	P	A_45_OHM_SE	*JTAG*SEL*,JTAG*TCK*,JTAG*TDI*,JTAG*TDO*,JTAG*TMS	Y
CLOCK_24M	P	A_45_OHM_SE	SOC_XTAL24M*,SOC_24M_O_R,NAND0_CLK24M*	Y
CLOCK_32K	P	A_45_OHM_SE	PMU_CLK32K*	Y
TM_LEFT	P	A_45_OHM_SE	TM_SPKRAMP_L*	Y
TM_RIGHT	P	A_45_OHM_SE	TM_SPKRAMP_R*	Y
TM_CODEC	P	A_45_OHM_SE	TM_CODEC*	Y
SPKR_IOC	P	A_45_OHM_SE	SPKRAMP_IOC,SPKRAMP_*_IOC_R	Y
UART	P	A_45_OHM_SE	UART_*	Y
RESETS	P	A_45_OHM_SE	*RST*,*RESET*,*PERST*	Y
WDOG	P	A_45_OHM_SE	SOC_WDOG	Y
SOCHOT	P	A_45_OHM_SE	SOC_SOCHOT_L	Y
POWER_BUTTON	P	A_45_OHM_SE	*PMU_ONOFF*	Y
FAULT	P	A_45_OHM_SE	*FAULT*	Y
DMIC_PDM	P	A_45_OHM_SE	PDM_DMIC_DATA*,DMIC_DATA*,PDM_DMIC_CLK*,DMIC_CLK*	Y
CTO_D2R	P	A_85_OHM_DIFF	DP:DP_USBC*_D2R*	Y
CTO_R2D	P	A_85_OHM_DIFF	DP:DP_USBC*_R2D*	Y
PCIE_NAND_D2R	P	A_85_OHM_DIFF	DP:DP_PCIE_NAND*_D2R*	Y
PCIE_NAND_R2D	P	A_85_OHM_DIFF	DP:DP_PCIE_NAND*_R2D*	Y
PCIE_WLST_D2R	P	A_85_OHM_DIFF	DP:DP_PCIE_WLST*_D2D*	Y
PCIE_WLST_R2D	P	A_85_OHM_DIFF	DP:DP_PCIE_WLST*_D2R*	Y
LPDP	P	A_85_OHM_DIFF	DP:DP_LPDP_INT_DATA*	Y
PCIE_CLK	P	A_85_OHM_DIFF	DP:DP_PCIE_CLK100M*	Y
PCIE_CLKREQ	P	A_45_OHM_SE	*CLKREQ*	Y
MIPI_CLK	P	A_85_OHM_DIFF	DP:DP_MIPI_FTCAM_CLK*,DP_MIPI_CLOCK*	Y
MIPI_DATA	P	A_85_OHM_DIFF	DP:DP_MIPI_FTCAM_DATA*,DP_MIPI_DATA*	Y
EUSB	P	A_85_OHM_DIFF	DP:DP_EUSB*	Y
GROUND	P	DEFAULT	GND	Y
POWER	P	POWER	PP*	Y

DDR19	NET RULE ASSIGNMENT	
U.F.F.0	CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR* )

SPACING CONSTRAINT SET, CLASS ASSIGNMENT

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS STATUS
CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
CLOCK_24M	S	A_DIELECTRIC_3X	=	Y
CLOCK_32K	S	A_DIELECTRIC_3X	=	Y
CIO_D2R	S	A_DIELECTRIC_9X	=	Y
CIO_R2D	S	A_DIELECTRIC_9X	=	Y
PCIE_NAND_D2R	S	A_DIELECTRIC_9X	=	Y
PCIE_NAND_R2D	S	A_DIELECTRIC_9X	=	Y
PCIE_WLBT_D2R	S	A_DIELECTRIC_7X	=	Y
PCIE_WLBT_R2D	S	A_DIELECTRIC_7X	=	Y
PCIE_CLK	S	A_DIELECTRIC_6X	=	Y
LPDP	S	A_DIELECTRIC_6X	=	Y
MIPI_CLK	S	A_DIELECTRIC_5X	=	Y
MIPI_DATA	S	A_DIELECTRIC_5X	=	Y
EUSB	S	A_DIELECTRIC_5X	=	Y
GROUND	S	DEFAULT	=	Y
POWER	S	DEFAULT	=	Y
RF	S	RF	RF_ANT*	Y



SPACING CONSTRAINT SET ASSIGNMENT, CLASS-CLASS

CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
CIO_D2R	GROUND	DEFAULT WITH 4X TO SHAPE
CIO_R2D	GROUND	DEFAULT WITH 4X TO SHAPE
LPDP	GROUND	DEFAULT WITH 4X TO SHAPE
PCIE_CLK	GROUND	DEFAULT WITH 4X TO SHAPE
PCIE_NAND_D2R	GROUND	DEFAULT WITH 4X TO SHAPE
PCIE_NAND_R2D	GROUND	DEFAULT WITH 4X TO SHAPE
PCIE_WLBT_D2R	GROUND	DEFAULT WITH 4X TO SHAPE
PCIE_WLBT_R2D	GROUND	DEFAULT WITH 4X TO SHAPE
MIPI_DATA	GROUND	DEFAULT WITH 4X TO SHAPE
MIPI_CLK	GROUND	DEFAULT WITH 4X TO SHAPE
CIO_D2R	POWER	DEFAULT WITH 4X TO SHAPE
CIO_R2D	POWER	DEFAULT WITH 4X TO SHAPE
LPDP	POWER	DEFAULT WITH 4X TO SHAPE
PCIE_CLK	POWER	DEFAULT WITH 4X TO SHAPE
PCIE_NAND_D2R	POWER	DEFAULT WITH 4X TO SHAPE
PCIE_NAND_R2D	POWER	DEFAULT WITH 4X TO SHAPE
PCIE_WLBT_D2R	POWER	DEFAULT WITH 4X TO SHAPE
PCIE_WLBT_R2D	POWER	DEFAULT WITH 4X TO SHAPE
MIPI_DATA	POWER	DEFAULT WITH 4X TO SHAPE
MIPI_CLK	POWER	DEFAULT WITH 4X TO SHAPE
CIO_D2R	CIO_D2R	A_DIELECTRIC_4X
CIO_D2R	PCIE_NAND_D2R	A_DIELECTRIC_4X
CIO_D2R	PCIE_WLBT_D2R	A_DIELECTRIC_4X
CIO_D2R	MIPI_CLK	A_DIELECTRIC_4X
CIO_D2R	MIPI_DATA	A_DIELECTRIC_4X
CIO_D2R	CIO_R2D	A_DIELECTRIC_7X
PCIE_NAND_D2R	PCIE_NAND_D2R	A_DIELECTRIC_4X
PCIE_NAND_D2R	PCIE_WLBT_D2R	A_DIELECTRIC_4X
PCIE_NAND_D2R	MIPI_DATA	A_DIELECTRIC_4X
PCIE_NAND_D2R	MIPI_CLK	A_DIELECTRIC_4X
PCIE_NAND_D2R	PCIE_NAND_R2D	A_DIELECTRIC_7X
PCIE_WLBT_D2R	PCIE_WLBT_R2D	A_DIELECTRIC_4X
PCIE_WLBT_D2R	MIPI_DATA	A_DIELECTRIC_4X
PCIE_WLBT_D2R	MIPI_CLK	A_DIELECTRIC_4X
MIPI_DATA	MIPI_CLK	A_DIELECTRIC_2X
CIO_R2D	CIO_R2D	A_DIELECTRIC_4X
CIO_R2D	PCIE_NAND_R2D	A_DIELECTRIC_4X
CIO_R2D	PCIE_WLBT_R2D	A_DIELECTRIC_4X
CIO_R2D	PCIE_CLK	A_DIELECTRIC_4X
CIO_R2D	LPDP	A_DIELECTRIC_4X
PCIE_NAND_R2D	PCIE_NAND_R2D	A_DIELECTRIC_4X
PCIE_NAND_R2D	PCIE_WLBT_R2D	A_DIELECTRIC_4X
PCIE_NAND_R2D	PCIE_CLK	A_DIELECTRIC_4X
PCIE_NAND_R2D	LPDP	A_DIELECTRIC_4X
PCIE_WLBT_R2D	PCIE_CLK	A_DIELECTRIC_4X
PCIE_WLBT_R2D	LPDP	A_DIELECTRIC_4X
PCIE_CLK	PCIE_CLK	A_DIELECTRIC_4X
PCIE_CLK	LPDP	A_DIELECTRIC_4X
LPDP	LPDP	A_DIELECTRIC_3X

CPU

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
939-08813	1	PCBA,KANNA,K1711	U0600	CRITICAL	CPU:INTERPOSER

A1 BEST

998-21412	1	SOC_TGA A1+8G,1Y,8C,DEV,CX,H,ATK,M02502	U0600	CRITICAL	CPU:SOC_A1_HYNIX_8GB_BEST
998-21413	998-21412	CPU:SOC_A1_HYNIX_8GB_BEST	ALL	SCK	
998-21414	1	SOC_TGA A1+8G,1Y,8C,DEV,CX,M,ATK,M02502	U0600	CRITICAL	CPU:SOC_A1_MICRON_8GB_BEST
998-21415	998-21414	CPU:SOC_A1_MICRON_8GB_BEST	ALL	SCK	
998-21416	1	SOC_TGA A1+16G,1Y,8C,DEV,CX,H,ATK,M02502	U0600	CRITICAL	CPU:SOC_A1_HYNIX_16GB_BEST
998-21417	998-21416	CPU:SOC_A1_HYNIX_16GB_BEST	ALL	SCK	
998-21418	1	SOC_TGA A1+16G,1X,8C,DEV,CX,H,ATK,M02502	U0600	CRITICAL	CPU:SOC_A1_MICRON_16GB_BEST
998-21420	998-21418	CPU:SOC_A1_MICRON_16GB_BEST	ALL	SCK	

A1 GOOD

998-21421	1	SOC_TGA A1+8G,1Y,7C,DEV,CX,H,ATK,M02502	U0600	CRITICAL	CPU:SOC_A1_HYNIX_8GB_GOOD
998-21422	998-21421	CPU:SOC_A1_HYNIX_8GB_GOOD	ALL	SCK	
998-21412	998-21421	CPU:SOC_A1_HYNIX_8GB_GOOD	ALL	ACK	
998-21413	998-21421	CPU:SOC_A1_HYNIX_8GB_GOOD	ALL	SCK	
998-21423	1	SOC_TGA A1+8G,1Y,7C,DEV,CX,M,ATK,M02502	U0600	CRITICAL	CPU:SOC_A1_MICRON_8GB_GOOD
998-21424	998-21423	CPU:SOC_A1_MICRON_8GB_GOOD	ALL	SCK	
998-21414	998-21423	CPU:SOC_A1_MICRON_8GB_GOOD	ALL	ACK	
998-21415	998-21423	CPU:SOC_A1_MICRON_8GB_GOOD	ALL	SCK	
998-21426	1	SOC_TGA A1+16G,1Y,7C,DEV,CX,H,ATK,M02502	U0600	CRITICAL	CPU:SOC_A1_HYNIX_16GB_GOOD
998-21427	998-21426	CPU:SOC_A1_HYNIX_16GB_GOOD	ALL	SCK	
998-21416	998-21426	CPU:SOC_A1_HYNIX_16GB_GOOD	ALL	ACK	
998-21417	998-21426	CPU:SOC_A1_HYNIX_16GB_GOOD	ALL	SCK	
998-21428	1	SOC_TGA A1+16G,1X,7C,DEV,CX,M,ATK,M02502	U0600	CRITICAL	CPU:SOC_A1_MICRON_16GB_GOOD
998-21429	998-21428	CPU:SOC_A1_MICRON_16GB_GOOD	ALL	SCK	
998-21418	998-21428	CPU:SOC_A1_MICRON_16GB_GOOD	ALL	ACK	
998-21420	998-21428	CPU:SOC_A1_MICRON_16GB_GOOD	ALL	SCK	

B0 BEST

998-22388	1	SOC_TGA B0+8G,1Y,8C,LP,DEV,CX,H,A,M02502	U0600	CRITICAL	CPU:SOC_HYNIX_8GB_BEST
998-22387	998-22388	CPU:SOC_HYNIX_8GB_BEST	ALL	SCK	
998-22386	1	SOC_TGA B0+8G,1Y,8C,LP,DEV,CX,M,A,M02502	U0600	CRITICAL	CPU:SOC_MICRON_8GB_BEST
998-22385	998-22386	CPU:SOC_MICRON_8GB_BEST	ALL	SCK	
998-22392	1	SOC_TGA B0+16G,1Y,8C,LP,DEV,CX,H,A,M02502	U0600	CRITICAL	CPU:SOC_HYNIX_16GB_BEST
998-22391	998-22392	CPU:SOC_HYNIX_16GB_BEST	ALL	SCK	
998-22390	1	SOC_TGA B0+16G,1X,8C,LP,DEV,CX,H,A,M02502	U0600	CRITICAL	CPU:SOC_MICRON_16GB_BEST
998-22389	998-22390	CPU:SOC_MICRON_16GB_BEST	ALL	SCK	

B0 GOOD

998-22404	1	SOC_TGA B0+8G,1Y,7C,LP,DEV,CX,H,A,M02502	U0600	CRITICAL	CPU:SOC_HYNIX_8GB_GOOD
998-22403	998-22404	CPU:SOC_HYNIX_8GB_GOOD	ALL	SCK	
998-22388	998-22404	CPU:SOC_HYNIX_8GB_GOOD	ALL	ACK	
998-22387	998-22404	CPU:SOC_HYNIX_8GB_GOOD	ALL	SCK	
998-22402	1	SOC_TGA B0+8G,1Y,7C,LP,DEV,CX,M,A,M02502	U0600	CRITICAL	CPU:SOC_MICRON_8GB_GOOD
998-22401	998-22402	CPU:SOC_MICRON_8GB_GOOD	ALL	SCK	
998-22386	998-22402	CPU:SOC_MICRON_8GB_GOOD	ALL	ACK	
998-22385	998-22402	CPU:SOC_MICRON_8GB_GOOD	ALL	SCK	
998-22409	1	SOC_TGA B0+16G,1Y,7C,LP,DEV,CX,H,A,M02502	U0600	CRITICAL	CPU:SOC_HYNIX_16GB_GOOD
998-22408	998-22409	CPU:SOC_HYNIX_16GB_GOOD	ALL	SCK	
998-22392	998-22409	CPU:SOC_HYNIX_16GB_GOOD	ALL	ACK	
998-22391	998-22409	CPU:SOC_HYNIX_16GB_GOOD	ALL	SCK	
998-22407	1	SOC_TGA B0+16G,1X,7C,LP,DEV,CX,M,A,M02502	U0600	CRITICAL	CPU:SOC_MICRON_16GB_GOOD
998-22406	998-22407	CPU:SOC_MICRON_16GB_GOOD	ALL	SCK	
998-22390	998-22407	CPU:SOC_MICRON_16GB_GOOD	ALL	ACK	
998-22389	998-22407	CPU:SOC_MICRON_16GB_GOOD	ALL	SCK	

NAND Landing 0

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-18368	1	IC,NAND,S5E MCP ROUTING STUDY,LGA110	UN000	CRITICAL	NAND_L0:S5E_STUDY
335S00462	1	NAND,3DV4,128GBT,XXX,S5E,256G,T,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_128G_TO
335S00470	1	NAND,3DV4,128GBT,XXX,S5E,256G,SD,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_128G_SD
335S00437	1	NAND,3DV5,128GB,S5E,512G,H,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_256G_HY
335S00489	1	NAND,3DV4,160GBT,XXX,S5E,256G,SD,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_256G_SD
335S00480	1	NAND,3DV4,160GBT,XXX,S5E,256G,K,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_256G_TO
335S00482	1	NAND,3DV5,320GB,S5E,512G,H,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_512G_HY
335S00481	1	NAND,3DV4,288GBT,XXX,S5E,256G,K,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_512G_TO
335S00474	1	NAND,3DV4,512GBT,XXX,S5E,256G,SD,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_1P0T_SD
335S00466	1	NAND,3DV4,512GBT,XXX,S5E,256G,T,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_1P0T_TO
335S00468	1	NAND,3DV4,1TBT,XXX,S5E,512G,T,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_2P0T_TO
335S00458	1	NAND,3DV5,1024GBT,S5E,512G,H,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_2P0T_HY
939-08815	1	PCBA,BANDIPUR,K1711	UN000	CRITICAL	NAND_L0:INTERPOSER

NAND Landing 1


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-18368	1	IC,NAND,S5E MCP ROUTING STUDY,LGA110	UN100	CRITICAL	NAND_L1:S5E_STUDY
335S00437	1	NAND,3DV5,128GB,S5E,512G,H,SLGA110	UN100	CRITICAL	NAND_L1:ITLC_256G_HY
335S00470	1	NAND,3DV4,128GBT,XXX,S5E,256G,SD,SLGA110	UN100	CRITICAL	NAND_L1:ITLC_256G_SD
335S00462	1	NAND,3DV4,128GBT,XXX,S5E,256G,T,SLGA110	UN100	CRITICAL	NAND_L1:ITLC_256G_TO
335S00438	1	NAND,3DV5,256GB,S5E,512G,H,SLGA110	UN100	CRITICAL	NAND_L1:ITLC_512G_HY
335S00464	1	NAND,3DV4,256GBT,XXX,S5E,256G,T,SLGA110	UN100	CRITICAL	NAND_L1:ITLC_512G_TO
335S00474	1	NAND,3DV4,512GBT,XXX,S5E,256G,SD,SLGA110	UN100	CRITICAL	NAND_L1:ITLC_1P0T_SD
335S00466	1	NAND,3DV4,512GBT,XXX,S5E,256G,T,SLGA110	UN100	CRITICAL	NAND_L1:ITLC_1P0T_TO
335S00468	1	NAND,3DV4,1TBT,XXX,S5E,512G,T,SLGA110	UN100	CRITICAL	NAND_L1:ITLC_2P0T_TO
335S00458	1	NAND,3DV5,1024GBT,S5E,512G,H,SLGA110	UN100	CRITICAL	NAND_L1:ITLC_2P0T_HY
939-08815	1	PCBA,BANDIPUR,K1711	UN100	CRITICAL	NAND_L1:INTERPOSER

SPMU

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-20066	1	IC,PMU,SPMU,A0,OTP~JFC,MLCSP196	U7700	CRITICAL	SPMU_IC:DEV
998-22526	1	IC,PMU,SIMETRA,A1,OTP~JFE,MLCSP196	U7700	CRITICAL	SPMU_IC:A1


MPMU

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-20064	1	IC,PMU,MPMU,A0,OTP~JFE,MLCSP440	U8100	CRITICAL	MPMU_IC:DEV
998-22614	1	IC,PMU,SERA,B0,OTP~JFE,MLCSP440	U8100	CRITICAL	MPMU_IC:B0

PAGE TITLE		SYNC_DATE=05/31/2019			
BOM OPTION TABLES					
 Apple Inc.		DRAWING NUMBER	051-05392	SIZE	D
		REVISION	4.0.0		
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		BRANCH	evt-1		
		PAGE	601 OF 801		
		SHEET	88 OF 92		



BOM GROUP		BOM OPTIONS	
NANDCFG:ITLC_S5E_128G_TO		NAND_L0:ITLC_128G_TO	
NANDCFG:ITLC_S5E_128G_SD		NAND_L0:ITLC_128G_SD	
NANDCFG:ITLC_S5E_256G_HY		NAND_L0:ITLC_256G_HY,NAND_L1:ITLC_256G_HY,PARTS_SSINAND1	
NANDCFG:ITLC_S5E_256G_SD		NAND_L0:ITLC_256G_SD,NAND_L1:ITLC_256G_SD,PARTS_SSINAND1	
NANDCFG:ITLC_S5E_256G_TO		NAND_L0:ITLC_256G_TO,NAND_L1:ITLC_256G_TO,PARTS_SSINAND1	
NANDCFG:ITLC_S5E_512G_HY		NAND_L0:ITLC_512G_HY,NAND_L1:ITLC_512G_HY,PARTS_SSINAND1	
NANDCFG:ITLC_S5E_512G_TO		NAND_L0:ITLC_512G_TO,NAND_L1:ITLC_512G_TO,PARTS_SSINAND1	
NANDCFG:ITLC_S5E_1P0T_SD		NAND_L0:ITLC_1P0T_SD,NAND_L1:ITLC_1P0T_SD,PARTS_SSINAND1	
NANDCFG:ITLC_S5E_1P0T_TO		NAND_L0:ITLC_1P0T_TO,NAND_L1:ITLC_1P0T_TO,PARTS_SSINAND1	
NANDCFG:ITLC_S5E_2P0T_TO		NAND_L0:ITLC_2P0T_TO,NAND_L1:ITLC_2P0T_TO,PARTS_SSINAND1	
NANDCFG:ITLC_S5E_2P0T_HY		NAND_L0:ITLC_2P0T_HY,NAND_L1:ITLC_2P0T_HY,PARTS_SSINAND1	
NANDCFG:INTERPOSER		NAND_L0:INTERPOSER,NAND_L1:INTERPOSER,PARTS_SSINAND1	
NANDCFG:NONE		NAND_L0:OFF,NAND_L1:OFF,PARTS_SSINAND1	

PAGE TITLE		SYNCH_TXMT=05/31/2019	
BOM GROUPS			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-05392		D
	REVISION		
	4.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I II NOT TO REPRODUCE OR COPY IT I III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I IV ALL RIGHTS RESERVED		evt-1  PAGE 602 OF 801  SHEET 89 OF 92	


Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS :
353S01346	353S01320		ALL	rdac: //problem/57736570
138S0738	138S1101		ALL	rdac: //problem/59471401
138S0846	138S0811		ALL	rdac: //problem/59474499
376S1053	376S0604		ALL	rdac: //problem/59475163
152S00359	152S00253		ALL	rdac: //problem/57204466
740S00041	740S0159		ALL	rdac: //problem/59438907
371S00077	371S00180		ALL	rdac: //problem/59475330
376S1106	376S0678		ALL	rdac: //problem/59442581
107S00033	107S00034		ALL	rdac: //problem/59471007
138S00087	138S1086		ALL	rdac: //problem/59439865
152S00812	152S1701		ALL	rdac: //problem/59465659
371S00217	371S00079		ALL	rdac: //problem/57739774
376S0948	376S00076		ALL	rdac: //problem/59134310
128S00031	128S00011		ALL	rdac: //problem/59071370
128S00026	128S00011		ALL	rdac: //problem/59071370
128S00087	128S00011		ALL	rdac: //problem/59071370
128S0445	128S0436		ALL	rdac: //problem/59071568
128S0364	128S0264		ALL	rdac: //problem/59071705
128S00094	128S00067		ALL	rdac: //problem/59072397
128S00039	128S00038		ALL	rdac: //problem/59075402
128S0302	128S00038		ALL	rdac: //problem/59075402
152S00680	152S00198		ALL	rdac: //problem/59075547
152S00383	152S00198		ALL	rdac: //problem/59075547
152S00708	152S00265		ALL	rdac: //problem/59075783
152S00367	152S01248		ALL	rdac: //problem/59076041
376S00204	376S00203		ALL	rdac: //problem/59076791
376S00226	376S00203		ALL	rdac: //problem/59076791
376S00227	376S00203		ALL	rdac: //problem/59076791
376S00228	376S1179		ALL	rdac: //problem/59077240
376S00007	376S1179		ALL	rdac: //problem/59077240
376S00303	376S00012		ALL	rdac: //problem/59077463
376S1147	376S00281		ALL	rdac: //problem/59077684
107S00071	107S00053		ALL	rdac: //problem/59078523
107S00029	107S00087		ALL	rdac: //problem/59081345
138S00332	138S00328		ALL	rdac: //problem/59112527
138S00047	138S00073		ALL	rdac: //problem/59118124
138S0863	138S0853		ALL	rdac: //problem/59118514
138S00077	138S00035		ALL	rdac: //problem/59119189
138S00093	138S00035		ALL	rdac: //problem/59119189
138S00116	138S00071		ALL	rdac: //problem/59119528
138S00117	138S00071		ALL	rdac: //problem/59119528
138S00229	138S00107		ALL	rdac: //problem/59123589
138S00022	138S0801		ALL	rdac: //problem/59124126
152S00398	152S00204		ALL	rdac: //problem/59129606
152S00963	152S00885		ALL	rdac: //problem/59129928
152S00343	152S00839		ALL	rdac: //problem/59130255
152S01317	152S01268		ALL	rdac: //problem/59130415
152S00997	152S00476		ALL	rdac: //problem/59130875
152S01090	152S01085		ALL	rdac: //problem/59131117
107S00055	107S00090		ALL	rdac: //problem/59082308
107S00365	107S000373		ALL	rdac: //problem/59081538
152S01344	152S00883		ALL	rdac: //problem/59353109
152S00979	152S00874		ALL	rdac: //problem/59364196
197S00046	197S00036		ALL	rdac: //problem/59408673
197S00047	197S00036		ALL	rdac: //problem/59408673
197S00048	197S00036		ALL	rdac: //problem/59408673
138S00181	138S0835		ALL	rdac: //problem/59408752
138S00291	138S0835		ALL	rdac: //problem/59408752
377S00166	377S00160		ALL	rdac: //problem/59407974
138S00330	138S00081		ALL	rdac: //problem/59408911
740S0118	740S00028		ALL	rdac: //problem/59408586
377S00123	377S00031		ALL	rdac: //problem/59407768
377S00186	377S00060		ALL	rdac: //problem/59407847

Alternate Vendor	Primary Vendor
On Semi	NXP
Samsung	Murata
Samsung	Murata
Diodes Inc	On Semi
Chilisin	Cyntec
Bourns	LittleFuse
NXP	Diodes Inc
On Semi	Vishay
TFT	Cyntec
Taiyo Yuden	Murata
Chilisin	Cyntec
ROHM CORP	Nexperia
Diodes Inc	Toshiba
ROHM CORP	Kemet
NEC/Kemet	Kemet
Panasonic	Kemet
Panasonic	Kemet
Kemet	Panasonic
Tokin/Kemet	Panasonic
NEC/Kemet	Kemet
Panasonic	Kemet
Chilisin	Cyntec
Vishay	Cyntec
Chilisin	Cyntec
NEC	Cyntec
Diodes Inc	Vishay
Vishay	Vishay
Fairchild	Vishay
On Semi	Vishay
AOS	Vishay
Diodes Inc	TI
On Semi	AOS
Yageo	Cyntec
TFT	Yageo
Kyocera	Murata
Taiyo	Murata
Taiyo	Murata
Taiyo	Murata
Kyocera	Murata
Taiyo	Murata
Kyocera	Murata
Kyocera	Murata
Taiyo	Murata
Taiyo	Cyntec
Taiyo	Cyntec
Murata	Cyntec
Taiyo	Cyntec
Chilisin	Murata
Chilisin	Murata
Cyntec	TFT
Cyntec	TFT
Chilisin	Cyntec
Taiyo	Cyntec
Epson	TXC
Kyocera	TXC
Murata	TXC
Samsung	Murata
Kyocera	Murata
Semtech	On Semi
SEMCO	Murata
Polytronics	Bussmann
Semtech	On Semi
Semtech	ST Micro

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS :
371S000220	371S00181		ALL	rdac: //problem/59404055
371S00085	371S00190		ALL	rdac: //problem/59404601
353S00852	353S4262		ALL	rdac: //problem/59403423
311S00156	311S00129		ALL	rdac: //problem/59489090
376S1080	376S0820		ALL	rdac: //problem/59489026
138S00049	138S0831		ALL	rdac: //problem/59408798
311S00269	311S00234		ALL	rdac: //problem/59489341
311S00176	311S00153		ALL	rdac: //problem/59489111
311S00178	311S00177		ALL	rdac: //problem/59489119
376S1128	376S00282		ALL	rdac: //problem/59489044
376S00224	376S00282		ALL	rdac: //problem/59489044
128S00093	128S00009		ALL	rdac: //problem/59125761
128S00103	128S00009		ALL	rdac: //problem/59125761
128S00106	128S00009		ALL	rdac: //problem/59361958
128S00107	128S00009		ALL	rdac: //problem/59361958
128S00110	128S00009		ALL	rdac: //problem/59361958
376S1137	376S00019		ALL	rdac: //problem/59489062
107S00101	107S00005		ALL	TBD
107S00102	107S00017		ALL	TBD
107S00276	107S00020		ALL	TBD
107S00370	107S00371		ALL	TBD
107S00372	107S00371		ALL	TBD
107S00298	107S00208		ALL	TBD
107S0150	107S0208		ALL	TBD
116S00007	116S00006		ALL	TBD
132S0409	132S00064		ALL	TBD
132S00112	132S0401		ALL	TBD
138S00084	138S00060		ALL	TBD
138S0750	138S00097		ALL	TBD
138S00284	138S00136		ALL	TBD
138S0852	138S0818		ALL	TBD
138S0789	138S0941		ALL	TBD
155S00275	155S00188		ALL	TBD
155S0706	155S0302		ALL	TBD
155S0741	155S0361		ALL	TBD
155S0823	155S0644		ALL	TBD
155S00007	155S0667		ALL	TBD
155S00190	155S0914		ALL	TBD
138S0706	138S0739		ALL	rdac: //problem/59971431
311S00267	311S00244		ALL	TBD
311S00268	311S00246		ALL	TBD
311S00060	311S0273		ALL	TBD
311S00013	311S0508		ALL	TBD
353S02402	353S1429		ALL	TBD
353S02440	353S3698		ALL	rdac: //problem/59682314
740S0144	740S00028		ALL	TBD
138S00343	138S00329		ALL	rdac: //problem/60090733
376S00292	376S1140		ALL	rdac: //problem/60290671
740S00081	740S00053		ALL	rdac: //problem/60394183

Alternate Vendor	Primary Vendor
On Semi	Diodes Inc
On Semi	Diodes Inc
On Semi	Diodes Inc
Nexperia	TI
Diodes Inc	On Semi
Kyocera	Murata
Nexperia	TI
Diodes Inc	TI
On Semi	TI
Diodes Inc	On Semi
Nexperia	On Semi
Tokin/Kemet	Kemet
Samsung	Kemet
Tokin/Kemet	Kemet
Kemet	Kemet
Samsung	Kemet
Vishay	Diodes Inc
Yageo	Cyntec
Yageo	Cyntec
Cyntec	TFT
Yageo	Cyntec
Vishay	Cyntec
TDK	Murata
Panasonic	Murata
Vishay	Yageo
Taiyo Yuden	Murata
Murata	Taiyo Yuden
Taiyo Yuden	Murata
Murata	Taiyo Yuden
Kyocera	Murata
Samsung	Murata
Samsung	Murata
Taiyo Yuden	Murata
Taiyo Yuden	Murata
Murata	TDK
TDK and Taiyo	Murata
Taiyo Yuden	Panasonic
Taiyo Yuden	Panasonic
Murata	Samsung
Nexperia	TI
Nexperia	TI
Diodes Inc	Philips
Diodes Inc	NXP
ON Semi	TI
ON Semi	TI
Bussman	LittleFuse
Kyocera	Murata
Nexperia	Diodes Inc.
Bourns	AEMI

PAGE TITLE				SYNC_DATE=05/31/2019
BOM Alternates				
 Apple Inc.	DRAWING NUMBER	051-05392	SIZE	D
	REVISION	4.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED	BRANCH	evt-1		
	PAGE	610 OF 801		
	SHEET	90 OF 92		



EEEE	BOM NUMBER	BOM NAME	BOM OPTIONS
	685-00339	COMMON PARTS,MLB,X1757	MLB_COMMON
	685-00377	PARTS,SSDNAND1,MLB,X1757	SSD_2L
PP22	939-08408	PCBA,MLB,DCDC,X1757	DCDC_COMMON,DEV_PARTS_BOM,ALTERNATE,NANDCFG:INTERPOSER,CPU:INTERPOSER
	985-01176	DEV PARTS,MLB,X1757	MLB_DEV
Pxxx	939-10388	PCBA,MLB,MSQ,X1757	OMN_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_BEST,NANDCFG:ITLC_S5R_512G_HY

### SOC (BEST), Hynix and Micron 8GB

EEEE	BOM NUMBER	BOM NAME	BOM OPTIONS
PNR5	639-10741	PCBA,MLB,BEST,SOC,HY-8G,SD-128G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_BEST,NANDCFG:ITLC_S5R_128G_SD
Q1P6	639-11700	PCBA,MLB,BEST,SOC,HY-8G,TO-128G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_BEST,NANDCFG:ITLC_S5R_128G_TO
PNR7	639-10743	PCBA,MLB,BEST,SOC,HY-8G,HY-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_BEST,NANDCFG:ITLC_S5R_256G_HY
Q1P7	639-11701	PCBA,MLB,BEST,SOC,HY-8G,SD-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_BEST,NANDCFG:ITLC_S5R_256G_SD
Q1P8	639-11702	PCBA,MLB,BEST,SOC,HY-8G,TO-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_BEST,NANDCFG:ITLC_S5R_256G_TO
Q1P9	639-11703	PCBA,MLB,BEST,SOC,HY-8G,HY-512G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_BEST,NANDCFG:ITLC_S5R_512G_HY
PNR9	639-10745	PCBA,MLB,BEST,SOC,HY-8G,TO-512G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_BEST,NANDCFG:ITLC_S5R_512G_TO
Q1PC	639-11704	PCBA,MLB,BEST,SOC,HY-8G,SD-1P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_BEST,NANDCFG:ITLC_S5R_1P0T_SD
PNRD	639-10747	PCBA,MLB,BEST,SOC,HY-8G,TO-1P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_BEST,NANDCFG:ITLC_S5R_1P0T_TO
PNRG	639-10749	PCBA,MLB,BEST,SOC,HY-8G,HY-2P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_BEST,NANDCFG:ITLC_S5R_2P0T_HY
Q1PD	639-11705	PCBA,MLB,BEST,SOC,HY-8G,TO-2P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_BEST,NANDCFG:ITLC_S5R_2P0T_TO

EEEE	BOM NUMBER	BOM NAME	BOM OPTIONS
PVD4	639-10924	PCBA,MLB,BEST,SOC,MI-8G,SD-128G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_BEST,NANDCFG:ITLC_S5R_128G_SD
Q1PF	639-11706	PCBA,MLB,BEST,SOC,MI-8G,TO-128G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_BEST,NANDCFG:ITLC_S5R_128G_TO
PVD6	639-10926	PCBA,MLB,BEST,SOC,MI-8G,HY-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_BEST,NANDCFG:ITLC_S5R_256G_HY
Q1PG	639-11707	PCBA,MLB,BEST,SOC,MI-8G,SD-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_BEST,NANDCFG:ITLC_S5R_256G_SD
Q1PH	639-11708	PCBA,MLB,BEST,SOC,MI-8G,TO-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_BEST,NANDCFG:ITLC_S5R_256G_TO
Q1PJ	639-11709	PCBA,MLB,BEST,SOC,MI-8G,HY-512G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_BEST,NANDCFG:ITLC_S5R_512G_HY
Q1PK	639-11710	PCBA,MLB,BEST,SOC,MI-8G,TO-512G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_BEST,NANDCFG:ITLC_S5R_512G_TO
Q1PL	639-11711	PCBA,MLB,BEST,SOC,MI-8G,SD-1P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_BEST,NANDCFG:ITLC_S5R_1P0T_SD
Q1PM	639-11712	PCBA,MLB,BEST,SOC,MI-8G,TO-1P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_BEST,NANDCFG:ITLC_S5R_1P0T_TO
Q1PN	639-11713	PCBA,MLB,BEST,SOC,MI-8G,HY-2P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_BEST,NANDCFG:ITLC_S5R_2P0T_HY
Q1PP	639-11714	PCBA,MLB,BEST,SOC,MI-8G,TO-2P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_BEST,NANDCFG:ITLC_S5R_2P0T_TO

### SOC (GOOD), Hynix and Micron 8GB

EEEE	BOM NUMBER	BOM NAME	BOM OPTIONS
Q2D9	639-11752	PCBA,MLB,GOOD,SOC,HY-8G,SD-128G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_GOOD,NANDCFG:ITLC_S5R_128G_SD,SOC_SEL:GOOD
Q2DC	639-11753	PCBA,MLB,GOOD,SOC,HY-8G,TO-128G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_GOOD,NANDCFG:ITLC_S5R_128G_TO,SOC_SEL:GOOD
Q2DD	639-11754	PCBA,MLB,GOOD,SOC,HY-8G,HY-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_GOOD,NANDCFG:ITLC_S5R_256G_HY,SOC_SEL:GOOD
Q2DF	639-11755	PCBA,MLB,GOOD,SOC,HY-8G,SD-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_GOOD,NANDCFG:ITLC_S5R_256G_SD,SOC_SEL:GOOD
Q2DG	639-11756	PCBA,MLB,GOOD,SOC,HY-8G,TO-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_GOOD,NANDCFG:ITLC_S5R_256G_TO,SOC_SEL:GOOD
Q2DH	639-11757	PCBA,MLB,GOOD,SOC,HY-8G,HY-512G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_GOOD,NANDCFG:ITLC_S5R_512G_HY,SOC_SEL:GOOD
Q2DJ	639-11758	PCBA,MLB,GOOD,SOC,HY-8G,TO-512G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_GOOD,NANDCFG:ITLC_S5R_512G_TO,SOC_SEL:GOOD
Q2DK	639-11759	PCBA,MLB,GOOD,SOC,HY-8G,SD-1P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_GOOD,NANDCFG:ITLC_S5R_1P0T_SD,SOC_SEL:GOOD
Q2DL	639-11760	PCBA,MLB,GOOD,SOC,HY-8G,TO-1P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_GOOD,NANDCFG:ITLC_S5R_1P0T_TO,SOC_SEL:GOOD
Q2DM	639-11761	PCBA,MLB,GOOD,SOC,HY-8G,HY-2P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_GOOD,NANDCFG:ITLC_S5R_2P0T_HY,SOC_SEL:GOOD
Q2DN	639-11762	PCBA,MLB,GOOD,SOC,HY-8G,TO-2P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_8GB_GOOD,NANDCFG:ITLC_S5R_2P0T_TO,SOC_SEL:GOOD

EEEE	BOM NUMBER	BOM NAME	BOM OPTIONS
Q2DP	639-11763	PCBA,MLB,GOOD,SOC,MI-8G,SD-128G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_GOOD,NANDCFG:ITLC_S5R_128G_SD,SOC_SEL:GOOD
Q2DQ	639-11764	PCBA,MLB,GOOD,SOC,MI-8G,TO-128G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_GOOD,NANDCFG:ITLC_S5R_128G_TO,SOC_SEL:GOOD
Q2DR	639-11765	PCBA,MLB,GOOD,SOC,MI-8G,HY-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_GOOD,NANDCFG:ITLC_S5R_256G_HY,SOC_SEL:GOOD
Q2DT	639-11766	PCBA,MLB,GOOD,SOC,MI-8G,SD-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_GOOD,NANDCFG:ITLC_S5R_256G_SD,SOC_SEL:GOOD
Q2DV	639-11767	PCBA,MLB,GOOD,SOC,MI-8G,TO-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_GOOD,NANDCFG:ITLC_S5R_256G_TO,SOC_SEL:GOOD
Q2DW	639-11768	PCBA,MLB,GOOD,SOC,MI-8G,HY-512G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_GOOD,NANDCFG:ITLC_S5R_512G_HY,SOC_SEL:GOOD
Q2DX	639-11769	PCBA,MLB,GOOD,SOC,MI-8G,TO-512G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_GOOD,NANDCFG:ITLC_S5R_512G_TO,SOC_SEL:GOOD
Q2DY	639-11770	PCBA,MLB,GOOD,SOC,MI-8G,SD-1P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_GOOD,NANDCFG:ITLC_S5R_1P0T_SD,SOC_SEL:GOOD
Q2F0	639-11771	PCBA,MLB,GOOD,SOC,MI-8G,TO-1P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_GOOD,NANDCFG:ITLC_S5R_1P0T_TO,SOC_SEL:GOOD
Q2F1	639-11772	PCBA,MLB,GOOD,SOC,MI-8G,HY-2P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_GOOD,NANDCFG:ITLC_S5R_2P0T_HY,SOC_SEL:GOOD
Q2F2	639-11773	PCBA,MLB,GOOD,SOC,MI-8G,TO-2P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_8GB_GOOD,NANDCFG:ITLC_S5R_2P0T_TO,SOC_SEL:GOOD

### SOC (BEST), Hynix and Micron 16GB


EEEE	BOM NUMBER	BOM NAME	BOM OPTIONS
PNR6	639-10742	PCBA,MLB,BEST,SOC,HY-16G,SD-128G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_BEST,NANDCFG:ITLC_S5R_128G_SD
Q1PQ	639-11715	PCBA,MLB,BEST,SOC,HY-16G,TO-128G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_BEST,NANDCFG:ITLC_S5R_128G_TO
PNR8	639-10744	PCBA,MLB,BEST,SOC,HY-16G,HY-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_BEST,NANDCFG:ITLC_S5R_256G_HY
Q1PR	639-11716	PCBA,MLB,BEST,SOC,HY-16G,SD-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_BEST,NANDCFG:ITLC_S5R_256G_SD
Q1PT	639-11717	PCBA,MLB,BEST,SOC,HY-16G,TO-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_BEST,NANDCFG:ITLC_S5R_256G_TO
Q1PV	639-11718	PCBA,MLB,BEST,SOC,HY-16G,HY-512G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_BEST,NANDCFG:ITLC_S5R_512G_HY
PNRW	639-10746	PCBA,MLB,BEST,SOC,HY-16G,TO-512G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_BEST,NANDCFG:ITLC_S5R_512G_TO
Q1PW	639-11719	PCBA,MLB,BEST,SOC,HY-16G,SD-1P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_BEST,NANDCFG:ITLC_S5R_1P0T_SD
PNRF	639-10748	PCBA,MLB,BEST,SOC,HY-16G,TO-1P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_BEST,NANDCFG:ITLC_S5R_1P0T_TO
PNRH	639-10750	PCBA,MLB,BEST,SOC,HY-16G,HY-2P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_BEST,NANDCFG:ITLC_S5R_2P0T_HY
Q1PX	639-11720	PCBA,MLB,BEST,SOC,HY-16G,TO-2P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_BEST,NANDCFG:ITLC_S5R_2P0T_TO

EEEE	BOM NUMBER	BOM NAME	BOM OPTIONS
PVD5	639-10925	PCBA,MLB,BEST,SOC,MI-16G,SD-128G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_BEST,NANDCFG:ITLC_S5R_128G_SD
Q1PY	639-11721	PCBA,MLB,BEST,SOC,MI-16G,TO-128G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_BEST,NANDCFG:ITLC_S5R_128G_TO
PVD7	639-10927	PCBA,MLB,BEST,SOC,MI-16G,HY-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_BEST,NANDCFG:ITLC_S5R_256G_HY
Q1Q0	639-11722	PCBA,MLB,BEST,SOC,MI-16G,SD-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_BEST,NANDCFG:ITLC_S5R_256G_SD
Q1Q1	639-11723	PCBA,MLB,BEST,SOC,MI-16G,TO-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_BEST,NANDCFG:ITLC_S5R_256G_TO
Q1Q2	639-11724	PCBA,MLB,BEST,SOC,MI-16G,HY-512G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_BEST,NANDCFG:ITLC_S5R_512G_HY
Q1Q3	639-11725	PCBA,MLB,BEST,SOC,MI-16G,TO-512G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_BEST,NANDCFG:ITLC_S5R_512G_TO
Q1Q4	639-11726	PCBA,MLB,BEST,SOC,MI-16G,SD-1P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_BEST,NANDCFG:ITLC_S5R_1P0T_SD
Q1Q5	639-11727	PCBA,MLB,BEST,SOC,MI-16G,TO-1P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_BEST,NANDCFG:ITLC_S5R_1P0T_TO
Q1Q6	639-11728	PCBA,MLB,BEST,SOC,MI-16G,HY-2P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_BEST,NANDCFG:ITLC_S5R_2P0T_HY
Q1Q7	639-11729	PCBA,MLB,BEST,SOC,MI-16G,TO-2P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_BEST,NANDCFG:ITLC_S5R_2P0T_TO


### SOC (GOOD), Hynix and Micron 16GB

EEEE	BOM NUMBER	BOM NAME	BOM OPTIONS
Q2F3	639-11774	PCBA,MLB,GOOD,SOC,HY-16G,SD-128G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_GOOD,NANDCFG:ITLC_S5R_128G_SD,SOC_SEL:GOOD
Q2F4	639-11775	PCBA,MLB,GOOD,SOC,HY-16G,TO-128G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_GOOD,NANDCFG:ITLC_S5R_128G_TO,SOC_SEL:GOOD
Q2F5	639-11776	PCBA,MLB,GOOD,SOC,HY-16G,HY-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_GOOD,NANDCFG:ITLC_S5R_256G_HY,SOC_SEL:GOOD
Q2F6	639-11777	PCBA,MLB,GOOD,SOC,HY-16G,SD-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_GOOD,NANDCFG:ITLC_S5R_256G_SD,SOC_SEL:GOOD
Q2F7	639-11778	PCBA,MLB,GOOD,SOC,HY-16G,TO-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_GOOD,NANDCFG:ITLC_S5R_256G_TO,SOC_SEL:GOOD
Q2F8	639-11779	PCBA,MLB,GOOD,SOC,HY-16G,HY-512G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_GOOD,NANDCFG:ITLC_S5R_512G_HY,SOC_SEL:GOOD
Q2F9	639-11780	PCBA,MLB,GOOD,SOC,HY-16G,TO-512G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_GOOD,NANDCFG:ITLC_S5R_512G_TO,SOC_SEL:GOOD
Q2FC	639-11781	PCBA,MLB,GOOD,SOC,HY-16G,SD-1P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_GOOD,NANDCFG:ITLC_S5R_1P0T_SD,SOC_SEL:GOOD
Q2FD	639-11782	PCBA,MLB,GOOD,SOC,HY-16G,TO-1P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_GOOD,NANDCFG:ITLC_S5R_1P0T_TO,SOC_SEL:GOOD
Q2FF	639-11783	PCBA,MLB,GOOD,SOC,HY-16G,HY-2P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_GOOD,NANDCFG:ITLC_S5R_2P0T_HY,SOC_SEL:GOOD
Q2FG	639-11784	PCBA,MLB,GOOD,SOC,HY-16G,TO-2P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_HYNIX_16GB_GOOD,NANDCFG:ITLC_S5R_2P0T_TO,SOC_SEL:GOOD

EEEE	BOM NUMBER	BOM NAME	BOM OPTIONS
Q2FH	639-11785	PCBA,MLB,GOOD,SOC,MI-16G,SD-128G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_GOOD,NANDCFG:ITLC_S5R_128G_SD,SOC_SEL:GOOD
Q2FJ	639-11786	PCBA,MLB,GOOD,SOC,MI-16G,TO-128G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_GOOD,NANDCFG:ITLC_S5R_128G_TO,SOC_SEL:GOOD
Q2FK	639-11787	PCBA,MLB,GOOD,SOC,MI-16G,HY-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_GOOD,NANDCFG:ITLC_S5R_256G_HY,SOC_SEL:GOOD
Q2FL	639-11788	PCBA,MLB,GOOD,SOC,MI-16G,SD-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_GOOD,NANDCFG:ITLC_S5R_256G_SD,SOC_SEL:GOOD
Q2FM	639-11789	PCBA,MLB,GOOD,SOC,MI-16G,TO-256G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_GOOD,NANDCFG:ITLC_S5R_256G_TO,SOC_SEL:GOOD
Q2FN	639-11790	PCBA,MLB,GOOD,SOC,MI-16G,HY-512G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_GOOD,NANDCFG:ITLC_S5R_512G_HY,SOC_SEL:GOOD
Q2FP	639-11791	PCBA,MLB,GOOD,SOC,MI-16G,TO-512G,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_GOOD,NANDCFG:ITLC_S5R_512G_TO,SOC_SEL:GOOD
Q2FQ	639-11792	PCBA,MLB,GOOD,SOC,MI-16G,SD-1P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_GOOD,NANDCFG:ITLC_S5R_1P0T_SD,SOC_SEL:GOOD
Q2FR	639-11793	PCBA,MLB,GOOD,SOC,MI-16G,TO-1P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_GOOD,NANDCFG:ITLC_S5R_1P0T_TO,SOC_SEL:GOOD
Q2FT	639-11794	PCBA,MLB,GOOD,SOC,MI-16G,HY-2P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_GOOD,NANDCFG:ITLC_S5R_2P0T_HY,SOC_SEL:GOOD
Q2FV	639-11795	PCBA,MLB,GOOD,SOC,MI-16G,TO-2P0T,X1757	OMN_PARTS_BOM,DEV_PARTS_BOM,ALTERNATE,CPU:SOC_MICRON_16GB_GOOD,NANDCFG:ITLC_S5R_2P0T_TO,SOC_SEL:GOOD

PAGE TITLE		SYNCDATE=05/31/2019	
BOM Variants			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-05392		D
	REVISION		
	4.0.0		
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II. NOT TO REPRODUCE OR COPY IT			
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV. ALL RIGHTS RESERVED			
PAGE		611 OF 801	
SHEET		91 OF 92	

End of Schematic

SYNC_NUMBER=03880		SYNC_DATE=05/31/2019	
PAGE TITLE			
-----			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-05392		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		4.0.0
	BRANCH		evt-1
	PAGE		801 OF 801
	SHEET		92 OF 92